aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* intel/genxml: Add engine definition to render engine instructions (gen75)Toni Lönnberg2018-11-131-107/+107
* intel/genxml: Add engine definition to render engine instructions (gen7)Toni Lönnberg2018-11-131-83/+83
* intel/genxml: Add engine definition to render engine instructions (gen6)Toni Lönnberg2018-11-131-54/+54
* intel/genxml: Add engine definition to render engine instructions (gen5)Toni Lönnberg2018-11-131-30/+30
* intel/genxml: Add engine definition to render engine instructions (gen45)Toni Lönnberg2018-11-131-27/+27
* intel/genxml: Add engine definition to render engine instructions (gen4)Toni Lönnberg2018-11-131-25/+25
* intel/decoder: tools: Use engine for decoding batch instructionsToni Lönnberg2018-11-138-53/+69
* intel/decoder: tools: gen_engine to drm_i915_gem_engine_classToni Lönnberg2018-11-134-25/+19
* intel/decoder: Engine parameter for instructionsToni Lönnberg2018-11-132-0/+31
* virgl: Add command and flags to initiate debugging on the host (v2)Gert Wollny2018-11-135-0/+37
* mesa: Reference count shaders that are used by transform feedback objectsGert Wollny2018-11-131-0/+3
* radv: set optimal OVERWRITE_COMBINER_WATERMARK on GFX9Samuel Pitoiset2018-11-132-3/+21
* radv: set PA.SC_CONSERVATIVE_RASTERIZATION.NULL_SQUAD_AA_MASK_ENABLESamuel Pitoiset2018-11-131-1/+1
* radv: binding streamout buffers doesn't change context regsSamuel Pitoiset2018-11-131-2/+7
* nir: Don't lower the local work group size if it's variable.Plamena Manolova2018-11-131-6/+18
* util/ralloc: Make sizeof(linear_header) a multiple of 8Matt Turner2018-11-121-2/+12
* util/ralloc: Switch from DEBUG to NDEBUGMatt Turner2018-11-121-14/+4
* nir: add support for removing redundant stores to copy prop varTimothy Arceri2018-11-131-10/+35
* anv/i965: make use of nir_link_constant_varyings()Timothy Arceri2018-11-131-0/+3
* egl: Improve the debugging of gbm format matching in DRI configs.Eric Anholt2018-11-121-2/+3
* gbm: Introduce a helper function for printing GBM format names.Eric Anholt2018-11-122-0/+26
* gbm: Move gbm_format_canonicalize() to the core.Eric Anholt2018-11-123-16/+19
* mesa: mark GL_SR8_EXT non-renderable on GLESMarek Olšák2018-11-121-0/+1
* st/mesa: disable L3 thread pinningMarek Olšák2018-11-121-9/+0
* nir: add lowering for ffloorChristian Gmeiner2018-11-122-0/+4
* util: Fix warning in u_cpu_detect on non-x86Alyssa Rosenzweig2018-11-121-2/+2
* freedreno/drm: fix unused 'entry' warningsRob Clark2018-11-121-2/+0
* i965: add support for sampling from AYUVLionel Landwerlin2018-11-124-0/+11
* dri: add AYUV formatLionel Landwerlin2018-11-122-0/+2
* nir/lower_tex: Add AYUV lowering supportLionel Landwerlin2018-11-122-0/+20
* nir/lower_tex: add alpha channel parameter for yuv loweringLionel Landwerlin2018-11-121-6/+11
* radv: make use of num_good_cu_per_sh in si_emit_graphics() tooSamuel Pitoiset2018-11-121-2/+1
* radv: clean up setting partial_es_wave for distributed tess on VISamuel Pitoiset2018-11-121-7/+4
* radv: cleanup and document a Hawaii bug with offchip buffersSamuel Pitoiset2018-11-121-9/+8
* glsl/test: Fix use after free in test_optpass.Hanno Böck2018-11-121-1/+4
* nir: don't pack varyings ints with floats unless flatTimothy Arceri2018-11-121-4/+7
* nir: add glsl_type_is_integer() helperTimothy Arceri2018-11-122-0/+6
* intel/fs: Prevent emission of IR instructions not aligned to their own execut...Francisco Jerez2018-11-091-3/+17
* st/mesa: make use of nir_link_constant_varyings()Timothy Arceri2018-11-101-0/+3
* nir: add new linking opt nir_link_constant_varyings()Timothy Arceri2018-11-102-0/+111
* st/nine: clean up thead shutdown sequence a bitAndre Heider2018-11-091-4/+2
* st/nine: plug thread related leaksAndre Heider2018-11-092-0/+9
* st/nine: fix stack corruption due to ABI mismatchAndre Heider2018-11-091-1/+13
* radeonsi: stop command submission with PIPE_CONTEXT_LOSE_CONTEXT_ON_RESET onlyMarek Olšák2018-11-0915-20/+27
* gallium: add PIPE_CONTEXT_LOSE_CONTEXT_ON_RESETMarek Olšák2018-11-092-0/+6
* radeonsi: don't set the CB clear color registers for 0/1 clear colors on Raven2Marek Olšák2018-11-094-3/+11
* radeonsi: use better DCC clear codesMarek Olšák2018-11-091-5/+21
* ac/surface: remove the overallocation workaround for Vega12Marek Olšák2018-11-091-4/+0
* intel/aub_read: remove useless breaksLionel Landwerlin2018-11-091-6/+0
* Revert "mesa: expose NV_conditional_render on GLES"Erik Faye-Lund2018-11-092-3/+3