aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/intel/intel_tex_validate.c
Commit message (Expand)AuthorAgeFilesLines
* i965: Move depth resolve for span fallbacks to a simpler place.Eric Anholt2012-08-281-0/+3
* mesa: new _mesa_num_tex_faces() helperBrian Paul2012-08-241-3/+4
* i965/msaa: Add an enum to describe MSAA layout.Paul Berry2012-07-111-1/+1
* i965/msaa: Properly handle sliced layout for Gen7.Paul Berry2012-05-251-1/+2
* i965/gen6: Initial implementation of MSAA.Paul Berry2012-05-151-1/+2
* i965: Add support for sampling texture buffer objects on gen7+.Eric Anholt2012-04-091-0/+4
* mesa: rework texture completeness testingBrian Paul2012-03-201-1/+1
* intel: Fix rendering from textures after RenderTexture().Eric Anholt2012-02-171-8/+2
* swrast: s/Data/Map/ in swrast_texture_imageBrian Paul2012-01-241-3/+3
* intel: Don't consider miptrees for other texture targets to match.Eric Anholt2011-12-291-1/+0
* intel: Reuse intel_miptree_match_image().Eric Anholt2011-12-191-9/+6
* intel: Kill intel_mipmap_level::nr_images [v4]Chad Versace2011-11-221-1/+1
* intel: fix potential segfault errorYuanhan Liu2011-11-021-2/+4
* intel: Drop texture border support code.Eric Anholt2011-10-261-7/+0
* mesa: move gl_texture_image::Data, RowStride, ImageOffsets to swrastBrian Paul2011-10-231-16/+5
* intel: Add 'mode' param to intel_region_mapChad Versace2011-10-181-5/+13
* intel: Convert from GLboolean to 'bool' from stdbool.h.Kenneth Graunke2011-10-181-4/+4
* i965: Add support for GL_EXT_texture_array and GL_MESA_texture_array.Eric Anholt2011-10-031-1/+13
* intel: Add a helper function for getting miptree size from a texture image.Eric Anholt2011-10-031-6/+10
* intel: Consolidate texture validation copy code, and reuse it correctly.Eric Anholt2011-10-031-39/+3
* intel: Clean up the function chain for mapping texture images for swrast.Eric Anholt2011-10-031-44/+65
* intel: Allow src == NULL and *dst != NULL in intel_miptree_reference().Eric Anholt2011-09-261-2/+0
* intel: Drop the "intel" argument to intel_miptree_release().Eric Anholt2011-09-261-5/+3
* intel: make intel_texture_image a subclass of swrast_texture_imageBrian Paul2011-09-171-27/+27
* intel: Silence "warning: unused parameter ‘intel’"Ian Romanick2011-09-091-3/+2
* intel: use new gl_texture_image:Face, Level fieldsBrian Paul2011-08-241-6/+6
* intel: Drop the cpp argument to intel_miptree_create().Eric Anholt2011-06-141-8/+0
* intel: Calculate compress_byte in intel_miptree_create.Eric Anholt2011-06-141-4/+1
* intel: Use the gl_format to get the base_format for miptree create.Eric Anholt2011-06-141-1/+0
* intel: Drop the internal_format field of the mipmap tree.Eric Anholt2011-06-141-1/+0
* intel: Make the intel_miptree_match_image format check more specific.Eric Anholt2011-06-141-4/+2
* intel: Add the MESA_FORMAT as a field of the miptree.Eric Anholt2011-06-141-0/+1
* intel: Add support for ARB_sampler_objects.Eric Anholt2011-04-231-3/+8
* mesa: move sampler state into new gl_sampler_object typeBrian Paul2011-04-101-1/+1
* intel: check for miptree allocation failureChris Wilson2011-03-071-0/+2
* intel: Drop the speculatively-use-firstImage-mt in validation.Eric Anholt2011-01-101-17/+0
* intel: Don't relayout the texture on maxlevel change.Eric Anholt2011-01-101-7/+6
* Revert "intel: Always allocate miptrees from level 0, not tObj->BaseLevel."Eric Anholt2011-01-101-8/+19
* i965: skip too small size mipmapZou Nan hai2011-01-061-2/+4
* intel: Always allocate miptrees from level 0, not tObj->BaseLevel.Eric Anholt2011-01-051-19/+8
* intel: Clarify first_level/last_level vs baselevel/maxlevel by deletion.Eric Anholt2011-01-051-43/+18
* i915: Implement min/max lod clamping in hardware on 8xx.Eric Anholt2011-01-051-20/+9
* intel: Drop TEXTURE_RECTANGLE check in miptree layout setup.Eric Anholt2011-01-051-37/+24
* intel: Clean up redundant setup of firstLevel.Eric Anholt2011-01-051-5/+4
* intel: Drop a check for GL_TEXTURE_4D_SGIS.Eric Anholt2011-01-051-1/+0
* intel: Remove unnecessary headers.Vinson Lee2010-01-231-2/+0
* intel: Don't validate in a texture image used as a render target.Eric Anholt2009-11-061-1/+6
* intel: Clean up some extra struct indirection in finalize.Eric Anholt2009-11-061-2/+1
* Make a convenient int for what chipset generation we're on.Eric Anholt2009-11-061-1/+1
* i915: Implement min/max LOD clamping with the hardware.Eric Anholt2009-10-291-23/+25
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 11:37:27 +0000