aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/intel_mipmap_tree.c
Commit message (Expand)AuthorAgeFilesLines
* i965/blorp: Refactor sRGB encoding/decoding.Kenneth Graunke2016-03-211-2/+4
* i965: Expose logic telling if non-msrt mcs is supportedTopi Pohjolainen2016-02-161-4/+5
* i965/gen9: Refactor msrt mcs initializationTopi Pohjolainen2016-02-161-14/+22
* i965: Add a flag telling color resolve pass to ignore CCS_ETopi Pohjolainen2016-02-161-1/+7
* i965: Allow fast clear to be used with lossless compressionTopi Pohjolainen2016-02-161-1/+3
* i965: Add helper for detecting lossless compressionTopi Pohjolainen2016-02-161-0/+26
* i965: Add means for limiting color resolvesTopi Pohjolainen2016-02-131-3/+6
* i965: Don't try to create aux buffer for non-msrt aux-bufferTopi Pohjolainen2016-02-131-10/+10
* i965: Stop considering if msrt aux buffers need aux bufferTopi Pohjolainen2016-02-121-10/+10
* i965: Separate miptree creation from auxiliary buffer setupTopi Pohjolainen2016-02-121-17/+39
* i965: Isolate aligned dimensions for stencil onlyTopi Pohjolainen2016-02-121-15/+14
* Revert "i965: Provide sse2 version for rgba8 <-> bgra8 swizzle"Roland Scheidegger2016-02-021-5/+0
* i965: Provide sse2 version for rgba8 <-> bgra8 swizzleRoland Scheidegger2016-02-021-0/+5
* i965/gen9: Modify the conditions to use blitter on skl+Anuj Phogat2016-01-051-3/+9
* i965/gen9: Allow fast clears for non-MSRT SRGB buffersNeil Roberts2015-12-111-1/+2
* Revert "i965/gen9: Disable MCS for 1x color surfaces"Ben Widawsky2015-11-201-8/+0
* i965: Add lossless compression to surface format tableBen Widawsky2015-11-201-1/+6
* i965/skl: Add fast color clear infrastructureBen Widawsky2015-11-201-0/+17
* i965: Support allocating the MCS buffer for 16x MSAANeil Roberts2015-11-051-0/+6
* i965: Handle 16x MSAA in IMS dimension munging code.Kenneth Graunke2015-11-051-2/+6
* i965/gen9: Disable MCS for 1x color surfacesChad Versace2015-10-091-0/+8
* i965: Fix intel_miptree_is_fast_clear_capable()Chad Versace2015-10-051-5/+19
* i965/mt: Declare some functions as staticChad Versace2015-10-051-2/+2
* i965/miptree: Rename align_w,align_h -> halign,valignChad Versace2015-09-301-1/+1
* i965/miptree: Rename intel_miptree_map::mt -> ::linear_mt (v2)Chad Versace2015-09-301-14/+16
* i965: Rename intel_miptree_get_dimensions_for_image()Anuj Phogat2015-09-281-3/+9
* i965: Use intel_get_tile_dims() to get tile masksAnuj Phogat2015-09-281-22/+9
* i965: Add a helper function intel_get_tile_dims()Anuj Phogat2015-09-281-22/+60
* i915, i965: Silence unused parameter warnings in intel_miptree_unmap_gttIan Romanick2015-09-101-6/+2
* i965: Make intel_miptree_map_raw staticIan Romanick2015-09-101-13/+17
* i965: Silence unused parameter warnings in intel_mipmap_tree.cIan Romanick2015-09-101-5/+4
* i965: Fix typos in licenseIan Romanick2015-09-101-2/+2
* i965: Remove horizontal bars from file header commentsIan Romanick2015-09-101-4/+2
* i965: Resolve GCC sign-compare warning.Rhys Kidd2015-09-101-4/+4
* i965/skl: Use more compact hiz dimensionsBen Widawsky2015-09-081-32/+32
* i965: change the meaning of cpp for compressed texturesNanley Chery2015-08-261-10/+4
* i965: use ALIGN_NPOT for setting ASTC mipmap layoutsNanley Chery2015-08-261-2/+2
* i965: Rename MIPTREE_LAYOUT_ALLOC_* -> MIPTREE_LAYOUT_TILING_*.Matt Turner2015-08-061-8/+8
* i965: Request a miptree with no tiling intel_miptree_map_blit().Matt Turner2015-08-061-1/+1
* mesa: Rename _mesa_lookup_enum_by_nr() to _mesa_enum_to_string().Kenneth Graunke2015-07-201-1/+1
* i965: Push miptree tiling request into flagsBen Widawsky2015-07-161-22/+24
* Revert "i965: Push miptree tiling request into flags"Ben Widawsky2015-07-161-24/+22
* i965: Push miptree tiling request into flagsBen Widawsky2015-07-161-22/+24
* i965: Fix 32 bit build warnings in intel_get_yf_ys_bo_size()Anuj Phogat2015-07-151-3/+3
* i965/gen9: Allocate YF/YS tiled buffer objectsAnuj Phogat2015-06-291-3/+62
* i965/skl: Use more compact hiz dimensionsBen Widawsky2015-06-251-15/+17
* i965/gen8: Use HALIGN_16 for single sample mcs buffersBen Widawsky2015-06-191-1/+1
* i965: Fix aligning to the block size in intel_miptree_copy_sliceNeil Roberts2015-06-161-2/+4
* i965: Check for miptree pitch alignment before using intel_miptree_map_movntd...Anuj Phogat2015-06-151-1/+3
* i965/gen9: Set HALIGN_16 for all aux buffersBen Widawsky2015-06-121-3/+19
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 12:52:10 +0000