aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_eu_emit.c
Commit message (Expand)AuthorAgeFilesLines
* i965: Allow C++ type safety in the use of enum brw_urb_write_flags.Paul Berry2013-08-261-2/+2
* i965/gs: Add a flag allowing URB write messages to use a per-slot offset.Paul Berry2013-08-231-2/+2
* i965: Combine 4 boolean args of brw_urb_WRITE into a flags bitfield.Paul Berry2013-08-231-20/+12
* i965: Cite the Ivybridge PRM for why the fake MRF range is what it is.Kenneth Graunke2013-07-151-1/+1
* i965: Move intel_context::gen and gt fields to brw_context.Kenneth Graunke2013-07-091-108/+97
* i965: Move intel_context::is_<platform> flags to brw_context.Kenneth Graunke2013-07-091-3/+4
* i965: Remove broken source type assertions from brw_alu3().Kenneth Graunke2013-06-261-14/+5
* i965: Add back strict type assertions for MAD and LRP.Kenneth Graunke2013-06-261-2/+16
* i965: Add support for emitting and disassembling bit instructions.Matt Turner2013-05-061-0/+7
* i965/gen7: Set src/dst types for 3-src instructions.Matt Turner2013-05-061-4/+36
* i965: Apply CMP NULL {Switch} work-around to other Gen7s.Matt Turner2013-04-221-1/+4
* Revert "i965: Check reg.nr for BRW_ARF_NULL instead of reg.file."Matt Turner2013-04-181-1/+1
* i965: Check reg.nr for BRW_ARF_NULL instead of reg.file.Matt Turner2013-04-171-1/+1
* i965: Implement work-around for CMP with null dest on Haswell.Matt Turner2013-04-171-0/+12
* i965/fs: Switch shader_time writes to using GRFs.Eric Anholt2013-03-281-3/+3
* i965/gen7: Use WE_all mode when enabling channel masks for URB write.Paul Berry2013-03-241-0/+1
* i965: Fix INTEL_DEBUG=shader_time for Haswell.Kenneth Graunke2013-03-141-4/+11
* i965: Add support for emitting the LRP instruction.Kenneth Graunke2013-02-281-0/+1
* i965/gen7: Relax restrictions on fake MRFsMatt Turner2013-02-281-2/+4
* i965: Remove writemask support from brw_SAMPLE().Eric Anholt2013-02-131-105/+18
* i965: Quote the PRM on a HorzStride subtletyChad Versace2013-01-241-1/+4
* i965: Add opcodes for F32TO16 and F16TO32Chad Versace2013-01-241-0/+2
* i965: Add break statement at end of BRW_OPCODE_CONTINUE case.Vinson Lee2013-01-021-0/+1
* i965: Also consider HALTs a potential block end.Eric Anholt2012-12-141-0/+1
* i965: Jump to the end of the next outer conditional block on ENDIFs.Kenneth Graunke2012-12-141-0/+7
* i965/fs: Improve performance of shaders that start out with a discard.Eric Anholt2012-12-111-7/+46
* i965: Add a debug flag for counting cycles spent in each compiled shader.Eric Anholt2012-12-051-2/+54
* i965: Add a header_present flag for setting up dp read messages.Eric Anholt2012-12-041-1/+4
* i965/gen7: Add some safety checks for send messages from GRFs.Eric Anholt2012-12-041-0/+15
* i965: Fix assertion in brw_alu3.Vinson Lee2012-11-071-1/+1
* i965: Remove VS constant buffer read support from brw_eu_emit.c.Kenneth Graunke2012-11-011-110/+0
* i965: Delete some dead code from brw_eu_emit.c.Kenneth Graunke2012-10-091-108/+0
* i965: Prepare the break/cont uip/jip setting for compacted instructions.Eric Anholt2012-09-171-14/+43
* i965: Move program dump to a helper function in brw_eu.c.Eric Anholt2012-09-171-0/+1
* i965: Drop the confusing saturate argument to math instruction setup.Eric Anholt2012-08-081-10/+4
* i965: Use sendc for all render target writes on Gen6+.Paul Berry2012-07-261-1/+1
* i965: Add support for AVG instruction.Paul Berry2012-07-201-0/+22
* i965/gen6+: Add support for GL_ARB_blend_func_extended.Eric Anholt2012-05-231-6/+2
* Revert "i965/fs: Jump from discard statements to the end of the program when ...Eric Anholt2012-05-141-48/+5
* i965/fs: Jump from discard statements to the end of the program when done.Eric Anholt2012-03-161-5/+48
* i965: Only set Last Render Target Select on the last FB write.Kenneth Graunke2012-02-211-1/+1
* i965: Add support for the MAD opcode on gen6+.Eric Anholt2012-02-101-1/+83
* i965/fs: Fix rendering corruption in unigine tropics.Eric Anholt2012-01-301-1/+1
* i965: Expose brw_set_sampler_message for use outside brw_eu_emit.c.Kenneth Graunke2012-01-261-10/+11
* i965: Bump Ivybridge's fake MRF range to g112-127 instead of g111-126.Kenneth Graunke2012-01-181-1/+9
* i965: Silence gcc warning from resizing EU store changes.Eric Anholt2012-01-021-1/+1
* i965: increase the brw eu instruction store size dynamicallyYuanhan Liu2011-12-261-1/+9
* i965: call next_insn() before referencing a instruction by indexYuanhan Liu2011-12-261-14/+26
* i965: get the jmp distance by instruction indexYuanhan Liu2011-12-261-4/+3
* i965: let the if_stack just store the instruction indexYuanhan Liu2011-12-261-7/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 06:51:42 +0000