index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_eu_emit.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: the offset of any branch/jump instruction is in unit of 64bits on IGDNG
Xiang, Haihao
2009-07-15
1
-4
/
+17
*
i965: add support for new chipsets
Xiang, Haihao
2009-07-13
1
-56
/
+211
*
i965: fixes for JMPI
Xiang, Haihao
2009-07-02
1
-0
/
+4
*
i965: use BRW_MAX_MRF
Brian Paul
2009-06-30
1
-1
/
+1
*
i965: fix fetching constants from constant buffer in glsl path
Roland Scheidegger
2009-06-26
1
-11
/
+16
*
i915: fix broken indirect constant buffer reads
Brian Paul
2009-04-17
1
-44
/
+3
*
i965: implement relative addressing for VS constant buffer reads
Brian Paul
2009-04-16
1
-4
/
+55
*
i965: fix VS constant buffer reads
Brian Paul
2009-04-14
1
-22
/
+25
*
i965: checkpoint commit: VS constant buffers
Brian Paul
2009-04-14
1
-3
/
+63
*
i965: new SURF_INDEX_ macros
Brian Paul
2009-04-09
1
-1
/
+1
*
i965: set BRW_MASK_DISABLE flag in "send" instruction in brw_dp_READ_4()
Brian Paul
2009-04-08
1
-1
/
+2
*
i965: s/GL_FALSE/BRW_COMPRESSION_NONE/
Brian Paul
2009-04-03
1
-1
/
+1
*
i965: fix response length param in brw_dp_READ_4()
Brian Paul
2009-04-03
1
-1
/
+1
*
i965: added new brw_dp_READ_4() function
Brian Paul
2009-04-03
1
-0
/
+50
*
i965: new and updated comments
Brian Paul
2009-04-03
1
-17
/
+29
*
i965: comments for brw_SAMPLE()
Brian Paul
2009-04-03
1
-1
/
+5
*
i965: add some register number assertions
Brian Paul
2009-03-13
1
-0
/
+8
*
i965: minor clean-ups
Brian Paul
2009-02-13
1
-27
/
+26
*
i965: implement OPCODE_TRUNC (round toward zero) on vertex path.
Brian Paul
2009-01-05
1
-0
/
+1
*
i965: Merge GM45 into the G4X chipset define.
Eric Anholt
2008-11-02
1
-8
/
+8
*
Fix for 58dc8b7: dest regions must not use HorzStride 0 in ExecSize 1
Keith Packard
2008-11-01
1
-0
/
+4
*
i965: support destination horiz strides in align1 access mode.
Gary Wong
2008-10-31
1
-2
/
+2
*
i965: force thread switch after IF/ELSE/ENDIF. partial fix for #16882.
Xiang, Haihao
2008-08-29
1
-0
/
+5
*
i965: mask control for BREAK/CONT/DO/WHILE. partial fix fox #16882
Xiang, Haihao
2008-08-29
1
-4
/
+4
*
i965: official name for GM45 chipset
Xiang, Haihao
2008-07-08
1
-8
/
+8
*
i965: new integrated graphics chipset support
Xiang, Haihao
2008-01-29
1
-10
/
+21
*
i965: The jump instruction count is added
Xiang, Haihao
2007-11-27
1
-1
/
+1
*
support continue, fix conditional
Zou Nan hai
2007-09-29
1
-0
/
+14
*
support branch and loop in pixel shader
Zou Nan hai
2007-06-21
1
-5
/
+23
*
Initial 965 GLSL support
Zou Nan hai
2007-04-12
1
-1
/
+1
*
i965: Avoid branch instructions while in single program flow mode.
Eric Anholt
2007-01-06
1
-55
/
+100
*
fix a couple of cases where a message reg is used as an instruction source.
Keith Whitwell
2006-09-01
1
-0
/
+4
*
Add Intel i965G/Q DRI driver.
Eric Anholt
2006-08-09
1
-0
/
+999