index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_eu_emit.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
s/Tungsten Graphics/VMware/
José Fonseca
2014-01-17
1
-2
/
+2
*
i965: Warning fix
Eric Anholt
2014-01-06
1
-2
/
+0
*
i965: Add support for Broadwell's new register types.
Kenneth Graunke
2013-12-20
1
-1
/
+9
*
i965: Add BRW_REGISTER_TYPE_DF.
Kenneth Graunke
2013-12-20
1
-0
/
+3
*
i965: Abstract BRW_REGISTER_TYPE_* into an enum with unique values.
Kenneth Graunke
2013-12-20
1
-4
/
+53
*
i965: Don't use GL types in files shared with intel-gpu-tools.
Kenneth Graunke
2013-12-05
1
-86
/
+86
*
i965: Drop trailing whitespace from files shared with intel-gpu-tools.
Kenneth Graunke
2013-12-05
1
-17
/
+17
*
i965/fs: Use the gen7 scratch read opcode when possible.
Eric Anholt
2013-10-30
1
-0
/
+42
*
i965: Simplify the shader time code by using atomic counter helpers.
Francisco Jerez
2013-10-29
1
-21
/
+4
*
i965/gen7: Implement code generation for untyped surface read instructions.
Francisco Jerez
2013-10-29
1
-0
/
+56
*
i965/gen7: Implement code generation for untyped atomic instructions.
Francisco Jerez
2013-10-29
1
-0
/
+62
*
i965/fs: Convert gen7 to using GRFs for texture messages.
Eric Anholt
2013-10-10
1
-1
/
+2
*
i965: make BRW_COMPRESSION_2NDHALF valid for brw_SAMPLE
Chia-I Wu
2013-10-09
1
-1
/
+16
*
i965: Generate code for ir_binop_carry and ir_binop_borrow.
Matt Turner
2013-10-07
1
-0
/
+2
*
i965: Fix writemask != 0 assertions on Sandybridge.
Kenneth Graunke
2013-09-19
1
-2
/
+4
*
i965/gen7: Add the ability to send URB_WRITE_OWORD messages.
Paul Berry
2013-09-11
1
-1
/
+6
*
i965/gen7: Allow URB_WRITE channel masks to be used.
Paul Berry
2013-09-11
1
-1
/
+1
*
i965: Add an assertion that writemask != NULL for non-ARFs.
Kenneth Graunke
2013-09-10
1
-0
/
+2
*
i965: Remove never used RSR and RSL opcodes.
Matt Turner
2013-09-05
1
-2
/
+0
*
i965: Allow C++ type safety in the use of enum brw_urb_write_flags.
Paul Berry
2013-08-26
1
-2
/
+2
*
i965/gs: Add a flag allowing URB write messages to use a per-slot offset.
Paul Berry
2013-08-23
1
-2
/
+2
*
i965: Combine 4 boolean args of brw_urb_WRITE into a flags bitfield.
Paul Berry
2013-08-23
1
-20
/
+12
*
i965: Cite the Ivybridge PRM for why the fake MRF range is what it is.
Kenneth Graunke
2013-07-15
1
-1
/
+1
*
i965: Move intel_context::gen and gt fields to brw_context.
Kenneth Graunke
2013-07-09
1
-108
/
+97
*
i965: Move intel_context::is_<platform> flags to brw_context.
Kenneth Graunke
2013-07-09
1
-3
/
+4
*
i965: Remove broken source type assertions from brw_alu3().
Kenneth Graunke
2013-06-26
1
-14
/
+5
*
i965: Add back strict type assertions for MAD and LRP.
Kenneth Graunke
2013-06-26
1
-2
/
+16
*
i965: Add support for emitting and disassembling bit instructions.
Matt Turner
2013-05-06
1
-0
/
+7
*
i965/gen7: Set src/dst types for 3-src instructions.
Matt Turner
2013-05-06
1
-4
/
+36
*
i965: Apply CMP NULL {Switch} work-around to other Gen7s.
Matt Turner
2013-04-22
1
-1
/
+4
*
Revert "i965: Check reg.nr for BRW_ARF_NULL instead of reg.file."
Matt Turner
2013-04-18
1
-1
/
+1
*
i965: Check reg.nr for BRW_ARF_NULL instead of reg.file.
Matt Turner
2013-04-17
1
-1
/
+1
*
i965: Implement work-around for CMP with null dest on Haswell.
Matt Turner
2013-04-17
1
-0
/
+12
*
i965/fs: Switch shader_time writes to using GRFs.
Eric Anholt
2013-03-28
1
-3
/
+3
*
i965/gen7: Use WE_all mode when enabling channel masks for URB write.
Paul Berry
2013-03-24
1
-0
/
+1
*
i965: Fix INTEL_DEBUG=shader_time for Haswell.
Kenneth Graunke
2013-03-14
1
-4
/
+11
*
i965: Add support for emitting the LRP instruction.
Kenneth Graunke
2013-02-28
1
-0
/
+1
*
i965/gen7: Relax restrictions on fake MRFs
Matt Turner
2013-02-28
1
-2
/
+4
*
i965: Remove writemask support from brw_SAMPLE().
Eric Anholt
2013-02-13
1
-105
/
+18
*
i965: Quote the PRM on a HorzStride subtlety
Chad Versace
2013-01-24
1
-1
/
+4
*
i965: Add opcodes for F32TO16 and F16TO32
Chad Versace
2013-01-24
1
-0
/
+2
*
i965: Add break statement at end of BRW_OPCODE_CONTINUE case.
Vinson Lee
2013-01-02
1
-0
/
+1
*
i965: Also consider HALTs a potential block end.
Eric Anholt
2012-12-14
1
-0
/
+1
*
i965: Jump to the end of the next outer conditional block on ENDIFs.
Kenneth Graunke
2012-12-14
1
-0
/
+7
*
i965/fs: Improve performance of shaders that start out with a discard.
Eric Anholt
2012-12-11
1
-7
/
+46
*
i965: Add a debug flag for counting cycles spent in each compiled shader.
Eric Anholt
2012-12-05
1
-2
/
+54
*
i965: Add a header_present flag for setting up dp read messages.
Eric Anholt
2012-12-04
1
-1
/
+4
*
i965/gen7: Add some safety checks for send messages from GRFs.
Eric Anholt
2012-12-04
1
-0
/
+15
*
i965: Fix assertion in brw_alu3.
Vinson Lee
2012-11-07
1
-1
/
+1
*
i965: Remove VS constant buffer read support from brw_eu_emit.c.
Kenneth Graunke
2012-11-01
1
-110
/
+0
[next]