aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_context.c
Commit message (Expand)AuthorAgeFilesLines
* i965/chv: Display proper brandingBen Widawsky2016-03-111-3/+28
* i965/chv: Check that compute threads are above thresholdBen Widawsky2016-03-111-0/+4
* i965/chv: Use kernel provided info for max_cs_threadsBen Widawsky2016-03-111-1/+8
* i965: Set MaxFramebufferWidth/Height to 16384, not viewport.Kenneth Graunke2016-03-031-2/+2
* i965/formatquery: Respond queries SAMPLES and NUM_SAMPLE_COUNTSEduardo Lima Mitev2016-03-031-1/+0
* i965: Move brw_query_samples_for_format() to brw_queryformat.cEduardo Lima Mitev2016-03-031-38/+0
* i965: Add boilerplate function for QueryInternalFormat driver hookEduardo Lima Mitev2016-03-031-0/+1
* i965: set ctx->Const.MaxViewport{Width,Height} to 32kSamuel Iglesias Gonsálvez2016-03-021-0/+5
* i965: Set compute shader shared memory max to 64kJordan Justen2016-02-161-1/+1
* i965: Add a few assertions on lossless compressionTopi Pohjolainen2016-02-161-0/+4
* i965: Add a flag telling color resolve pass to ignore CCS_ETopi Pohjolainen2016-02-161-1/+11
* i965: fix MAX_COMPUTE_SHARED_SIZE constant valueSamuel Pitoiset2016-02-131-0/+1
* i965: Add means for limiting color resolvesTopi Pohjolainen2016-02-131-4/+4
* main: Use a derived value for the default sample countNeil Roberts2016-02-051-0/+19
* i965: Implement a drirc workaround for broken dual color blending.Kenneth Graunke2016-01-221-0/+3
* i965: Remove unused hw_must_use_separate_stencilBen Widawsky2016-01-131-1/+1
* i965: Enable ARB_tessellation_shader on Gen7-7.5.Kenneth Graunke2015-12-281-2/+2
* i965: Enable compute shaders in more cases for OpenGLES 3.1Jordan Justen2015-12-161-1/+4
* i965: Fix crash when calling glViewport with no surface boundNeil Roberts2015-12-161-2/+4
* i965/gen9: Resolve SRGB color buffers when GL_FRAMEBUFFER_SRGB enabledNeil Roberts2015-12-111-0/+27
* i965: Enable ARB_compute_shader extension on supported hardwareJordan Justen2015-12-091-5/+6
* i965: Resolve color and flush for all active shader images in intel_update_st...Francisco Jerez2015-12-091-0/+18
* i965: Add backend structures for tess stagesChris Forbes2015-12-071-0/+2
* i965: Set core tessellation-related limitsChris Forbes2015-12-071-2/+6
* i965: Request lowering of gl_TessLevel* from float[] to vec4s.Kenneth Graunke2015-12-071-0/+2
* util: move brw_env_var_as_boolean() to utilRob Clark2015-11-241-2/+3
* i965: Set MaxCombinedUniformBlocks properly.Kenneth Graunke2015-11-161-0/+1
* i965: Clean up context constant initialization code.Kenneth Graunke2015-11-161-80/+54
* i965: Convert scalar_* flags to a scalar_stage array.Kenneth Graunke2015-11-161-1/+1
* i965/skl+: Enable support for 16x multisamplingNeil Roberts2015-11-051-0/+6
* i965: Move the entire compiler API into a single fileJason Ekstrand2015-10-191-1/+1
* mesa/i965: Refactor brw_is_front_buffer_{drawing,reading} to common codeIan Romanick2015-10-061-7/+8
* i965: Define BRW_MAX_SSBOIago Toral Quiroga2015-10-051-7/+7
* i965: Define BRW_MAX_UBOIago Toral Quiroga2015-10-051-2/+2
* i965: Remove early release of DRI2 miptreeChris Wilson2015-09-301-1/+0
* i965: Set MaxShaderStorageBuffers for compute shadersIago Toral Quiroga2015-09-251-0/+3
* i965: set ARB_shader_storage_buffer_object related constant valuesSamuel Iglesias Gonsalvez2015-09-251-0/+12
* i965: Use 64-byte offset alignment for shader storage buffersIago Toral Quiroga2015-09-251-0/+9
* i965: Advertise 65536 for GL_MAX_UNIFORM_BLOCK_SIZE.Kenneth Graunke2015-09-101-0/+9
* mesa: Rename MaxCombinedImageUnitsAndFragmentOutputs to MaxCombinedShaderOutp...Francisco Jerez2015-08-201-1/+1
* i965: Define implementation constants for ARB_shader_image_load_store.Francisco Jerez2015-08-111-0/+12
* i965: Enable hardware-generated binding tables on render path.Abdiel Janulgue2015-07-181-0/+4
* i965: Enable resource streamer for the batchbufferAbdiel Janulgue2015-07-181-0/+4
* i965: Move pipecontrol workaround bo to brw_pipe_controlChris Wilson2015-07-081-0/+7
* i965/bxt: Add basic Broxton infrastructureBen Widawsky2015-06-241-0/+1
* i965: Add compiler options to brw_compilerJason Ekstrand2015-06-231-43/+3
* i965: Move INTEL_DEBUG variable parsing to screen creation timeJason Ekstrand2015-06-231-1/+3
* i965: enable ARB_framebuffer_no_attachments for Gen7+Kevin Rogovin2015-06-171-0/+6
* Revert "i965: Advertise a line width of 40.0 on Cherryview and Skylake."Kenneth Graunke2015-06-111-5/+1
* i965: do not round line width when multisampling or antialiaing are enabledIago Toral Quiroga2015-06-111-0/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 10:20:38 +0000