aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: disable SPI color outputs the shader doesn't writeMarek Olšák2016-01-222-0/+16
* radeonsi: use all SPI color formatsMarek Olšák2016-01-226-58/+195
* radeonsi: use 32_AR for alpha-to-coverage without a color bufferMarek Olšák2016-01-221-1/+1
* radeonsi: add shader conversion code for all SPI color formatsMarek Olšák2016-01-222-14/+140
* radeonsi: set CB_SHADER_MASK according to SPI color formatsMarek Olšák2016-01-221-16/+35
* radeonsi: use SPI_SHADER_COL_FORMAT fields instead of export_16bpcMarek Olšák2016-01-227-38/+91
* radeonsi: don't enable blending if colormask == 0Marek Olšák2016-01-221-0/+3
* freedreno/a4xx: Add support for adreno 430cstout2016-01-211-0/+1
* freedreno: make opc array static constChristian Gmeiner2016-01-211-1/+1
* freedreno: implement emit_string_markerRob Clark2016-01-212-1/+28
* gallium: add GREMEDY_string_markerRob Clark2016-01-2113-0/+13
* r600g: don't leak driver const buffersGrazvydas Ignotas2016-01-211-0/+6
* nv50/ir: 64-bit splitting fixesIlia Mirkin2016-01-201-1/+2
* gk110/ir: allow carry to be set/read by imadIlia Mirkin2016-01-201-0/+4
* gm107/ir: add carry emission to LOP and IADDIlia Mirkin2016-01-201-0/+4
* gm107/ir: add ATOM and CCTL supportIlia Mirkin2016-01-201-0/+52
* gm107/ir: set LD/ST address width bitIlia Mirkin2016-01-201-0/+2
* gk110/ir: fix double-wide vm addressIlia Mirkin2016-01-201-0/+4
* gk110/ir: add OP_CCTL handlingIlia Mirkin2016-01-201-0/+35
* gk110/ir: add atomic op emission, fix gmem loadsIlia Mirkin2016-01-201-5/+65
* llvmpipe: warn about illegal use of objects in different contextsRoland Scheidegger2016-01-213-1/+32
* llvmpipe,i915: add back NEW_RASTERIZER dependency when computing vertex infoRoland Scheidegger2016-01-212-3/+5
* nv50/ir: don't flip SHL(ADD) into ADD(SHL) if ADD sources have modifiersIlia Mirkin2016-01-201-0/+2
* gk110/ir: fix load from shared memoryIlia Mirkin2016-01-201-1/+1
* gk110/ir: add partial BAR supportIlia Mirkin2016-01-201-2/+18
* llvmpipe: turn depth clears into full depth/stencil clears for d24x8 formatsRoland Scheidegger2016-01-201-11/+14
* nv50/ir: swap the least-ref'd source into src1 when both const/immIlia Mirkin2016-01-181-10/+15
* freedreno/a4xx: use smaller threadsize for more registersRob Clark2016-01-181-2/+5
* freedreno: per-generation OUT_IB packetRob Clark2016-01-189-6/+43
* gallium/radeon: Rename do_invalidate_resource to invalidate_bufferMichel Dänzer2016-01-181-4/+6
* radeonsi: Avoid warning about LLVM generating R_0286D0_SPI_PS_INPUT_ADDRMichel Dänzer2016-01-181-0/+3
* radeonsi: Print "LLVM emitted unknown config register" warning only onceMichel Dänzer2016-01-181-2/+9
* gm107/ir: don't do indirect frag shader inputs on GM107Ilia Mirkin2016-01-171-0/+1
* nvc0: bsp_bo can't be nullIlia Mirkin2016-01-171-1/+1
* llvmpipe: fix arguments order given to vec_andcOded Gabbay2016-01-171-1/+1
* freedreno/ir3: fix mad 3rd src delay calcRob Clark2016-01-171-1/+1
* freedreno/ir3: better array register allocationRob Clark2016-01-162-9/+51
* freedreno/ir3: array offset can be negativeRob Clark2016-01-165-12/+13
* freedreno/ir3: workaround bug/featureRob Clark2016-01-161-0/+9
* freedreno/ir3: array reworkRob Clark2016-01-169-363/+365
* freedreno/ir3: refactor/simplify cpRob Clark2016-01-161-87/+82
* freedreno/ir3: fix incorrect decoding of mov instructionsRob Clark2016-01-161-1/+1
* freedreno/ir3: remove unused tgsi tokens ptrRob Clark2016-01-161-1/+0
* freedreno/ir3: bit of ra refactorRob Clark2016-01-161-25/+20
* freedreno/ir3: cosmetic de-indentRob Clark2016-01-161-36/+34
* nv50/ir: add saturate support on ex2Ilia Mirkin2016-01-162-0/+6
* llvmpipe: ditch additional ref counting for vertex/geometry sampler viewsRoland Scheidegger2016-01-154-46/+12
* llvmpipe: fix "leaking" texturesRoland Scheidegger2016-01-152-2/+9
* nv50/ir: rebase indirect temp arrays to 0, so that we use less lmem spaceIlia Mirkin2016-01-141-14/+44
* nv50/ir: only use FILE_LOCAL_MEMORY for temp arrays that use indirectionIlia Mirkin2016-01-141-15/+50