aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* etnaviv: move pctx initialisation to avoid a null dereferenceChristian Gmeiner2017-03-011-5/+5
* radeonsi: fix UINT/SINT clamping for 10-bit formats on <= CIKNicolai Hähnle2017-03-016-19/+43
* radeonsi: handle MultiDrawIndirect in si_get_draw_start_countNicolai Hähnle2017-03-011-7/+53
* gallium/u_index_modify: don't add PIPE_TRANSFER_UNSYNCHRONIZED unconditionallyMarek Olšák2017-03-013-3/+5
* radeonsi: fix UNSIGNED_BYTE index buffer fallback with non-zero start (v2)Marek Olšák2017-03-011-2/+2
* nvc0: disable linked tsc mode in compute launch descriptorIlia Mirkin2017-02-232-2/+6
* nvc0: set the render condition in the compute objectIlia Mirkin2017-02-231-2/+10
* gm107/ir: fix address offset bitfield for ATOMSIlia Mirkin2017-02-231-1/+1
* vc4: Avoid emitting small immediates for UBO indirect load address guards.Eric Anholt2017-02-235-4/+20
* gallium/radeon: fix performance of buffer readbacksMarek Olšák2017-02-101-8/+9
* nvc0/ir: fix ubo max clamp, reset file indexIlia Mirkin2017-02-101-1/+3
* nvc0/ir: fix robustness guarantees for constbuf loads on kepler+ computeIlia Mirkin2017-02-101-25/+22
* nvc0: increase number of ubo binding pointsIlia Mirkin2017-02-101-3/+2
* swr: [rasterizer core] Remove dead code Clipper::ClipScalar()Bruce Cherniak2017-02-101-39/+0
* Revert "radeonsi: decrease the number of texture slots to 24"Marek Olšák2017-02-081-1/+1
* etnaviv: force vertex buffers through the MMULucas Stach2017-02-031-1/+4
* etnaviv: Set SE.CLIP registers, add margins for scissor/clip registersWladimir J. van der Laan2017-02-033-20/+52
* etnaviv: Generate new sin/cos instructions on GC3000Wladimir J. van der Laan2017-02-033-1/+40
* etnaviv: Cannot render to rb-swapped formatsWladimir J. van der Laan2017-02-031-2/+5
* etnaviv: Avoid infinite loop in find_frame()Christian Gmeiner2017-02-031-1/+1
* radeonsi: don't invoke DCC decompression in update_all_texture_descriptorsMarek Olšák2017-02-031-5/+6
* r600: Fix stack overflowBartosz Tomczyk2017-02-031-1/+1
* freedreno: automake: correctly set MKDIR_GENEmil Velikov2017-02-031-0/+1
* radeonsi: handle first_non_void correctly in si_create_vertex_elementsMarek Olšák2017-02-031-3/+3
* radeonsi: always set the TCL1_ACTION_ENA when invalidating L2Marek Olšák2017-01-241-1/+2
* swr: Align query results allocationGeorge Kyriazis2017-01-242-4/+5
* swr: Prune empty nodes in CalculateProcessorTopology.Bruce Cherniak2017-01-241-0/+9
* r600: implement DDIVNicolai Hähnle2017-01-241-0/+59
* r600: factor out cayman_emit_unary_double_rawNicolai Hähnle2017-01-241-20/+42
* r600: double multiply can handle only one multiply at a timeNicolai Hähnle2017-01-241-17/+19
* freedreno/a5xx: set frag shader threadsizeRob Clark2017-01-241-2/+7
* freedreno/a5xx: set fragcoordxy properlyRob Clark2017-01-241-1/+1
* freedreno/a5xx: fix psizeRob Clark2017-01-242-8/+5
* freedreno/a5xx: srgb fixRob Clark2017-01-241-1/+2
* freedreno/a5xx: fix int vbosRob Clark2017-01-241-1/+3
* freedreno/a5xx: fix clear for uint/sint formatsRob Clark2017-01-241-19/+28
* freedreno/a5xx: fix cull stateRob Clark2017-01-241-5/+5
* freedreno: update generated headersRob Clark2017-01-246-13/+36
* radeonsi: don't forget to add HTILE to the buffer list for texturingMarek Olšák2017-01-201-6/+13
* radeonsi: fix texture gather on stencil texturesNicolai Hähnle2017-01-201-2/+16
* radeonsi: Always leave poly_offset in a valid stateZachary Michaels2017-01-201-1/+3
* radeonsi: determine in advance which VBOs should be added to the buffer listMarek Olšák2017-01-183-4/+11
* radeonsi: use fewer pointer dereferences in upload_vertex_buffer_descriptorsMarek Olšák2017-01-181-8/+9
* radeonsi: reject invalid vertex buffer indices at state creationMarek Olšák2017-01-182-5/+6
* radeonsi: use a global dirty mask for shader pointersMarek Olšák2017-01-184-41/+51
* radeonsi: use a bitmask-based loop in si_decompress_texturesMarek Olšák2017-01-183-7/+31
* radeonsi: skip an unnecessary mutex lock for L2 prefetchesMarek Olšák2017-01-181-5/+7
* radeonsi: si_cp_dma_prepare is a no-op for L2 prefetchesMarek Olšák2017-01-182-5/+12
* radeonsi: add SI_CPDMA_SKIP_BO_LIST_UPDATEMarek Olšák2017-01-182-10/+15
* radeonsi: use the correct target machine when building shader variantsMarek Olšák2017-01-182-14/+29
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 10:44:06 +0000