1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
|
/**************************************************************************
Copyright 2000, 2001 ATI Technologies Inc., Ontario, Canada, and
VA Linux Systems Inc., Fremont, California.
All Rights Reserved.
Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:
The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial
portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
**************************************************************************/
/*
* Authors:
* Kevin E. Martin <martin@valinux.com>
* Gareth Hughes <gareth@valinux.com>
*/
#ifndef __RADEON_SCREEN_H__
#define __RADEON_SCREEN_H__
/*
* IMPORTS: these headers contain all the DRI, X and kernel-related
* definitions that we need.
*/
#include <xf86drm.h>
#include <radeon_drm.h>
#include "dri_util.h"
#include "radeon_chipset.h"
#include "radeon_reg.h"
#include "util/xmlconfig.h"
#define DRI_CONF_COLOR_REDUCTION_ROUND 0
#define DRI_CONF_COLOR_REDUCTION_DITHER 1
#define DRI_CONF_COLOR_REDUCTION(def) \
DRI_CONF_OPT_BEGIN_V(color_reduction,enum,def,"0:1") \
DRI_CONF_DESC_BEGIN(en,"Initial color reduction method") \
DRI_CONF_ENUM(0,"Round colors") \
DRI_CONF_ENUM(1,"Dither colors") \
DRI_CONF_DESC_END \
DRI_CONF_OPT_END
#define DRI_CONF_DITHER_XERRORDIFF 0
#define DRI_CONF_DITHER_XERRORDIFFRESET 1
#define DRI_CONF_DITHER_ORDERED 2
#define DRI_CONF_DITHER_MODE(def) \
DRI_CONF_OPT_BEGIN_V(dither_mode,enum,def,"0:2") \
DRI_CONF_DESC_BEGIN(en,"Color dithering method") \
DRI_CONF_ENUM(0,"Horizontal error diffusion") \
DRI_CONF_ENUM(1,"Horizontal error diffusion, reset error at line start") \
DRI_CONF_ENUM(2,"Ordered 2D color dithering") \
DRI_CONF_DESC_END \
DRI_CONF_OPT_END
#define DRI_CONF_ROUND_TRUNC 0
#define DRI_CONF_ROUND_ROUND 1
#define DRI_CONF_ROUND_MODE(def) \
DRI_CONF_OPT_BEGIN_V(round_mode,enum,def,"0:1") \
DRI_CONF_DESC_BEGIN(en,"Color rounding method") \
DRI_CONF_ENUM(0,"Round color components downward") \
DRI_CONF_ENUM(1,"Round to nearest color") \
DRI_CONF_DESC_END \
DRI_CONF_OPT_END
#define DRI_CONF_FTHROTTLE_BUSY 0
#define DRI_CONF_FTHROTTLE_USLEEPS 1
#define DRI_CONF_FTHROTTLE_IRQS 2
#define DRI_CONF_FTHROTTLE_MODE(def) \
DRI_CONF_OPT_BEGIN_V(fthrottle_mode,enum,def,"0:2") \
DRI_CONF_DESC_BEGIN(en,"Method to limit rendering latency") \
DRI_CONF_ENUM(0,"Busy waiting for the graphics hardware") \
DRI_CONF_ENUM(1,"Sleep for brief intervals while waiting for the graphics hardware") \
DRI_CONF_ENUM(2,"Let the graphics hardware emit a software interrupt and sleep") \
DRI_CONF_DESC_END \
DRI_CONF_OPT_END
#define DRI_CONF_TEXTURE_DEPTH_FB 0
#define DRI_CONF_TEXTURE_DEPTH_32 1
#define DRI_CONF_TEXTURE_DEPTH_16 2
#define DRI_CONF_TEXTURE_DEPTH_FORCE_16 3
#define DRI_CONF_TEXTURE_DEPTH(def) \
DRI_CONF_OPT_BEGIN_V(texture_depth,enum,def,"0:3") \
DRI_CONF_DESC_BEGIN(en,"Texture color depth") \
DRI_CONF_ENUM(0,"Prefer frame buffer color depth") \
DRI_CONF_ENUM(1,"Prefer 32 bits per texel") \
DRI_CONF_ENUM(2,"Prefer 16 bits per texel") \
DRI_CONF_ENUM(3,"Force 16 bits per texel") \
DRI_CONF_DESC_END \
DRI_CONF_OPT_END
#define DRI_CONF_TCL_SW 0
#define DRI_CONF_TCL_PIPELINED 1
#define DRI_CONF_TCL_VTXFMT 2
#define DRI_CONF_TCL_CODEGEN 3
typedef struct {
drm_handle_t handle; /* Handle to the DRM region */
drmSize size; /* Size of the DRM region */
drmAddress map; /* Mapping of the DRM region */
} radeonRegionRec, *radeonRegionPtr;
typedef struct radeon_screen {
int chip_family;
int chip_flags;
int cpp;
int card_type;
int device_id; /* PCI ID */
int AGPMode;
unsigned int irq; /* IRQ number (0 means none) */
unsigned int fbLocation;
unsigned int frontOffset;
unsigned int frontPitch;
unsigned int backOffset;
unsigned int backPitch;
unsigned int depthOffset;
unsigned int depthPitch;
/* Shared texture data */
int numTexHeaps;
int texOffset[RADEON_NR_TEX_HEAPS];
int texSize[RADEON_NR_TEX_HEAPS];
int logTexGranularity[RADEON_NR_TEX_HEAPS];
radeonRegionRec mmio;
radeonRegionRec status;
radeonRegionRec gartTextures;
drmBufMapPtr buffers;
__volatile__ uint32_t *scratch;
__DRIscreen *driScreen;
unsigned int gart_buffer_offset; /* offset in card memory space */
unsigned int gart_texture_offset; /* offset in card memory space */
unsigned int gart_base;
GLboolean depthHasSurface;
/* Configuration cache with default values for all contexts */
driOptionCache optionCache;
int num_gb_pipes;
int num_z_pipes;
struct radeon_bo_manager *bom;
} radeonScreenRec, *radeonScreenPtr;
struct __DRIimageRec {
struct radeon_bo *bo;
GLenum internal_format;
uint32_t dri_format;
GLuint format;
GLenum data_type;
int width, height; /* in pixels */
int pitch; /* in pixels */
int cpp;
void *data;
};
#ifdef RADEON_R200
/* These defines are to ensure that r200_dri's symbols don't conflict with
* radeon's when linked together.
*/
#define get_radeon_buffer_object r200_get_radeon_buffer_object
#define radeonInitBufferObjectFuncs r200_radeonInitBufferObjectFuncs
#define radeonDestroyContext r200_radeonDestroyContext
#define radeonInitContext r200_radeonInitContext
#define radeonMakeCurrent r200_radeonMakeCurrent
#define radeon_prepare_render r200_radeon_prepare_render
#define radeonUnbindContext r200_radeonUnbindContext
#define radeon_update_renderbuffers r200_radeon_update_renderbuffers
#define radeonCountStateEmitSize r200_radeonCountStateEmitSize
#define radeon_draw_buffer r200_radeon_draw_buffer
#define radeonDrawBuffer r200_radeonDrawBuffer
#define radeonEmitState r200_radeonEmitState
#define radeonFinish r200_radeonFinish
#define radeonFlush r200_radeonFlush
#define radeonGetAge r200_radeonGetAge
#define radeonReadBuffer r200_radeonReadBuffer
#define radeonScissor r200_radeonScissor
#define radeonSetCliprects r200_radeonSetCliprects
#define radeonUpdateScissor r200_radeonUpdateScissor
#define radeonUserClear r200_radeonUserClear
#define radeon_viewport r200_radeon_viewport
#define radeon_window_moved r200_radeon_window_moved
#define rcommonBeginBatch r200_rcommonBeginBatch
#define rcommonDestroyCmdBuf r200_rcommonDestroyCmdBuf
#define rcommonEnsureCmdBufSpace r200_rcommonEnsureCmdBufSpace
#define rcommonFlushCmdBuf r200_rcommonFlushCmdBuf
#define rcommonFlushCmdBufLocked r200_rcommonFlushCmdBufLocked
#define rcommonInitCmdBuf r200_rcommonInitCmdBuf
#define radeonAllocDmaRegion r200_radeonAllocDmaRegion
#define radeonEmitVec12 r200_radeonEmitVec12
#define radeonEmitVec16 r200_radeonEmitVec16
#define radeonEmitVec4 r200_radeonEmitVec4
#define radeonEmitVec8 r200_radeonEmitVec8
#define radeonFreeDmaRegions r200_radeonFreeDmaRegions
#define radeon_init_dma r200_radeon_init_dma
#define radeonRefillCurrentDmaRegion r200_radeonRefillCurrentDmaRegion
#define radeonReleaseArrays r200_radeonReleaseArrays
#define radeonReleaseDmaRegions r200_radeonReleaseDmaRegions
#define radeonReturnDmaRegion r200_radeonReturnDmaRegion
#define rcommonAllocDmaLowVerts r200_rcommonAllocDmaLowVerts
#define rcommon_emit_vecfog r200_rcommon_emit_vecfog
#define rcommon_emit_vector r200_rcommon_emit_vector
#define rcommon_flush_last_swtcl_prim r200_rcommon_flush_last_swtcl_prim
#define _radeon_debug_add_indent r200__radeon_debug_add_indent
#define _radeon_debug_remove_indent r200__radeon_debug_remove_indent
#define radeon_init_debug r200_radeon_init_debug
#define _radeon_print r200__radeon_print
#define radeon_create_renderbuffer r200_radeon_create_renderbuffer
#define radeon_fbo_init r200_radeon_fbo_init
#define radeon_renderbuffer_set_bo r200_radeon_renderbuffer_set_bo
#define radeonComputeFogBlendFactor r200_radeonComputeFogBlendFactor
#define radeonInitStaticFogData r200_radeonInitStaticFogData
#define get_base_teximage_offset r200_get_base_teximage_offset
#define get_texture_image_row_stride r200_get_texture_image_row_stride
#define get_texture_image_size r200_get_texture_image_size
#define radeon_miptree_create r200_radeon_miptree_create
#define radeon_miptree_image_offset r200_radeon_miptree_image_offset
#define radeon_miptree_matches_image r200_radeon_miptree_matches_image
#define radeon_miptree_reference r200_radeon_miptree_reference
#define radeon_miptree_unreference r200_radeon_miptree_unreference
#define radeon_try_alloc_miptree r200_radeon_try_alloc_miptree
#define radeon_validate_texture_miptree r200_radeon_validate_texture_miptree
#define radeonReadPixels r200_radeonReadPixels
#define radeon_check_query_active r200_radeon_check_query_active
#define radeonEmitQueryEnd r200_radeonEmitQueryEnd
#define radeon_emit_queryobj r200_radeon_emit_queryobj
#define radeonInitQueryObjFunctions r200_radeonInitQueryObjFunctions
#define radeonInitSpanFuncs r200_radeonInitSpanFuncs
#define copy_rows r200_copy_rows
#define radeonChooseTextureFormat r200_radeonChooseTextureFormat
#define radeonChooseTextureFormat_mesa r200_radeonChooseTextureFormat_mesa
#define radeonFreeTextureImageBuffer r200_radeonFreeTextureImageBuffer
#define radeon_image_target_texture_2d r200_radeon_image_target_texture_2d
#define radeon_init_common_texture_funcs r200_radeon_init_common_texture_funcs
#define radeonIsFormatRenderable r200_radeonIsFormatRenderable
#define radeonNewTextureImage r200_radeonNewTextureImage
#define _radeon_texformat_al88 r200__radeon_texformat_al88
#define _radeon_texformat_argb1555 r200__radeon_texformat_argb1555
#define _radeon_texformat_argb4444 r200__radeon_texformat_argb4444
#define _radeon_texformat_argb8888 r200__radeon_texformat_argb8888
#define _radeon_texformat_rgb565 r200__radeon_texformat_rgb565
#define _radeon_texformat_rgba8888 r200__radeon_texformat_rgba8888
#define radeonCopyTexSubImage r200_radeonCopyTexSubImage
#define get_tile_size r200_get_tile_size
#define tile_image r200_tile_image
#define untile_image r200_untile_image
#define set_re_cntl_d3d r200_set_re_cntl_d3d
#define radeonDestroyBuffer r200_radeonDestroyBuffer
#define radeonVendorString r200_radeonVendorString
#define radeonGetRendererString r200_radeonGetRendererString
#endif
extern void radeonDestroyBuffer(__DRIdrawable *driDrawPriv);
const __DRIextension **__driDriverGetExtensions_radeon(void);
const __DRIextension **__driDriverGetExtensions_r200(void);
#endif /* __RADEON_SCREEN_H__ */
|
