aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/r600/r600_blit_shaders.h
blob: 2124f7673d7de16d66d31f35062180d7e54d0a25 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
const uint32_t r6xx_vs[] =
{
        0x00000004, // CF_DWORD0(ADDR(4))
        0x81000000, // SQ_CF_INST_VTX COUNT(1)
        0x0000203c, // CF_EXP_IMP CF_POS0 SQ_EXPORT_POS RW_GPR(0) ELEM_SIZE(0)
        0x94000b08, // SQ_CF_INST_EXPORT_DONE SWZ XY01 BARRIER(1)
        0x00004000, // CF_EXP_IMP 0 SQ_EXPORT_PARAM RW_GPR(0) ELEM_SIZE(0)
        0x14200b1a, // SQ_CF_INST_EXPORT_DONE SWZ ZW01 EOP(1) BARRIER(0)
        0x00000000,
        0x00000000,
        0x3c000000, // SQ_VTX_INST_FETCH BUFFER_ID(0) MEGA_FETCH_COUNT(16)
        0x68cd1000, // DST_GPR(0) DST_SWZ: XYZW DATA_FORMAT(35) SQ_NUM_FORMAT_SCALED SQ_FORMAT_COMP_SIGNED
#ifdef MESA_BIG_ENDIAN
		0x000a0000, // ENDIAN_SWAP(SQ_ENDIAN_8IN32) MEGA_FETCH(1)
#else
        0x00080000, // ENDIAN_SWAP(SQ_ENDIAN_NONE) MEGA_FETCH(1)
#endif
        0x00000000, // VTX_DWORD_PAD
};

const uint32_t r6xx_ps[] =
{
        0x00000002, // CF_DWORD0 AADR(2)
        0x80800000, // SQ_CF_INST_TEX COUNT(1)
        0x00000000, // CF_ALLOC_IMP_EXP0 SQ_EXPORT_PIXEL RW_GPR(0) ELEM_SIZE(0)
        0x94200688, // SQ_CF_INST_EXPORT_DONE EOP(1) BARRIER(1) SWZ: XYZW
        0x00000010, // SQ_TEX_INST_SAMPLE SRC_GPR(0) RESOURCE_ID(0)
        0x000d1000, // DST_GPR(0) SWZ: XYZW TEX_UNNORMALIZED
        0xb0800000, // SAMPLER_ID(0) SRC_SWZ XYZW
        0x00000000, // TEX_DWORD_PAD
};