1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
|
/*
Copyright (C) Intel Corp. 2006. All Rights Reserved.
Intel funded Tungsten Graphics to
develop this 3D driver.
Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:
The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial
portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
**********************************************************************/
/*
* Authors:
* Keith Whitwell <keithw@vmware.com>
*/
#ifndef BRW_STRUCTS_H
#define BRW_STRUCTS_H
struct brw_urb_fence
{
struct
{
unsigned length:8;
unsigned vs_realloc:1;
unsigned gs_realloc:1;
unsigned clp_realloc:1;
unsigned sf_realloc:1;
unsigned vfe_realloc:1;
unsigned cs_realloc:1;
unsigned pad:2;
unsigned opcode:16;
} header;
struct
{
unsigned vs_fence:10;
unsigned gs_fence:10;
unsigned clp_fence:10;
unsigned pad:2;
} bits0;
struct
{
unsigned sf_fence:10;
unsigned vf_fence:10;
unsigned cs_fence:11;
unsigned pad:1;
} bits1;
};
/* State structs for the various fixed function units:
*/
struct thread0
{
unsigned pad0:1;
unsigned grf_reg_count:3;
unsigned pad1:2;
unsigned kernel_start_pointer:26; /* Offset from GENERAL_STATE_BASE */
};
struct thread1
{
unsigned ext_halt_exception_enable:1;
unsigned sw_exception_enable:1;
unsigned mask_stack_exception_enable:1;
unsigned timeout_exception_enable:1;
unsigned illegal_op_exception_enable:1;
unsigned pad0:3;
unsigned depth_coef_urb_read_offset:6; /* WM only */
unsigned pad1:2;
unsigned floating_point_mode:1;
unsigned thread_priority:1;
unsigned binding_table_entry_count:8;
unsigned pad3:5;
unsigned single_program_flow:1;
};
struct thread2
{
unsigned per_thread_scratch_space:4;
unsigned pad0:6;
unsigned scratch_space_base_pointer:22;
};
struct thread3
{
unsigned dispatch_grf_start_reg:4;
unsigned urb_entry_read_offset:6;
unsigned pad0:1;
unsigned urb_entry_read_length:6;
unsigned pad1:1;
unsigned const_urb_entry_read_offset:6;
unsigned pad2:1;
unsigned const_urb_entry_read_length:6;
unsigned pad3:1;
};
struct brw_clip_unit_state
{
struct thread0 thread0;
struct
{
unsigned pad0:7;
unsigned sw_exception_enable:1;
unsigned pad1:3;
unsigned mask_stack_exception_enable:1;
unsigned pad2:1;
unsigned illegal_op_exception_enable:1;
unsigned pad3:2;
unsigned floating_point_mode:1;
unsigned thread_priority:1;
unsigned binding_table_entry_count:8;
unsigned pad4:5;
unsigned single_program_flow:1;
} thread1;
struct thread2 thread2;
struct thread3 thread3;
struct
{
unsigned pad0:9;
unsigned gs_output_stats:1; /* not always */
unsigned stats_enable:1;
unsigned nr_urb_entries:7;
unsigned pad1:1;
unsigned urb_entry_allocation_size:5;
unsigned pad2:1;
unsigned max_threads:5; /* may be less */
unsigned pad3:2;
} thread4;
struct
{
unsigned pad0:13;
unsigned clip_mode:3;
unsigned userclip_enable_flags:8;
unsigned userclip_must_clip:1;
unsigned negative_w_clip_test:1;
unsigned guard_band_enable:1;
unsigned viewport_z_clip_enable:1;
unsigned viewport_xy_clip_enable:1;
unsigned vertex_position_space:1;
unsigned api_mode:1;
unsigned pad2:1;
} clip5;
struct
{
unsigned pad0:5;
unsigned clipper_viewport_state_ptr:27;
} clip6;
float viewport_xmin;
float viewport_xmax;
float viewport_ymin;
float viewport_ymax;
};
struct gen6_blend_state
{
struct {
unsigned dest_blend_factor:5;
unsigned source_blend_factor:5;
unsigned pad3:1;
unsigned blend_func:3;
unsigned pad2:1;
unsigned ia_dest_blend_factor:5;
unsigned ia_source_blend_factor:5;
unsigned pad1:1;
unsigned ia_blend_func:3;
unsigned pad0:1;
unsigned ia_blend_enable:1;
unsigned blend_enable:1;
} blend0;
struct {
unsigned post_blend_clamp_enable:1;
unsigned pre_blend_clamp_enable:1;
unsigned clamp_range:2;
unsigned pad0:4;
unsigned x_dither_offset:2;
unsigned y_dither_offset:2;
unsigned dither_enable:1;
unsigned alpha_test_func:3;
unsigned alpha_test_enable:1;
unsigned pad1:1;
unsigned logic_op_func:4;
unsigned logic_op_enable:1;
unsigned pad2:1;
unsigned write_disable_b:1;
unsigned write_disable_g:1;
unsigned write_disable_r:1;
unsigned write_disable_a:1;
unsigned pad3:1;
unsigned alpha_to_coverage_dither:1;
unsigned alpha_to_one:1;
unsigned alpha_to_coverage:1;
} blend1;
};
struct gen6_color_calc_state
{
struct {
unsigned alpha_test_format:1;
unsigned pad0:14;
unsigned round_disable:1;
unsigned bf_stencil_ref:8;
unsigned stencil_ref:8;
} cc0;
union {
float alpha_ref_f;
struct {
unsigned ui:8;
unsigned pad0:24;
} alpha_ref_fi;
} cc1;
float constant_r;
float constant_g;
float constant_b;
float constant_a;
};
struct gen6_depth_stencil_state
{
struct {
unsigned pad0:3;
unsigned bf_stencil_pass_depth_pass_op:3;
unsigned bf_stencil_pass_depth_fail_op:3;
unsigned bf_stencil_fail_op:3;
unsigned bf_stencil_func:3;
unsigned bf_stencil_enable:1;
unsigned pad1:2;
unsigned stencil_write_enable:1;
unsigned stencil_pass_depth_pass_op:3;
unsigned stencil_pass_depth_fail_op:3;
unsigned stencil_fail_op:3;
unsigned stencil_func:3;
unsigned stencil_enable:1;
} ds0;
struct {
unsigned bf_stencil_write_mask:8;
unsigned bf_stencil_test_mask:8;
unsigned stencil_write_mask:8;
unsigned stencil_test_mask:8;
} ds1;
struct {
unsigned pad0:26;
unsigned depth_write_enable:1;
unsigned depth_test_func:3;
unsigned pad1:1;
unsigned depth_test_enable:1;
} ds2;
};
struct brw_cc_unit_state
{
struct
{
unsigned pad0:3;
unsigned bf_stencil_pass_depth_pass_op:3;
unsigned bf_stencil_pass_depth_fail_op:3;
unsigned bf_stencil_fail_op:3;
unsigned bf_stencil_func:3;
unsigned bf_stencil_enable:1;
unsigned pad1:2;
unsigned stencil_write_enable:1;
unsigned stencil_pass_depth_pass_op:3;
unsigned stencil_pass_depth_fail_op:3;
unsigned stencil_fail_op:3;
unsigned stencil_func:3;
unsigned stencil_enable:1;
} cc0;
struct
{
unsigned bf_stencil_ref:8;
unsigned stencil_write_mask:8;
unsigned stencil_test_mask:8;
unsigned stencil_ref:8;
} cc1;
struct
{
unsigned logicop_enable:1;
unsigned pad0:10;
unsigned depth_write_enable:1;
unsigned depth_test_function:3;
unsigned depth_test:1;
unsigned bf_stencil_write_mask:8;
unsigned bf_stencil_test_mask:8;
} cc2;
struct
{
unsigned pad0:8;
unsigned alpha_test_func:3;
unsigned alpha_test:1;
unsigned blend_enable:1;
unsigned ia_blend_enable:1;
unsigned pad1:1;
unsigned alpha_test_format:1;
unsigned pad2:16;
} cc3;
struct
{
unsigned pad0:5;
unsigned cc_viewport_state_offset:27; /* Offset from GENERAL_STATE_BASE */
} cc4;
struct
{
unsigned pad0:2;
unsigned ia_dest_blend_factor:5;
unsigned ia_src_blend_factor:5;
unsigned ia_blend_function:3;
unsigned statistics_enable:1;
unsigned logicop_func:4;
unsigned pad1:11;
unsigned dither_enable:1;
} cc5;
struct
{
unsigned clamp_post_alpha_blend:1;
unsigned clamp_pre_alpha_blend:1;
unsigned clamp_range:2;
unsigned pad0:11;
unsigned y_dither_offset:2;
unsigned x_dither_offset:2;
unsigned dest_blend_factor:5;
unsigned src_blend_factor:5;
unsigned blend_function:3;
} cc6;
struct {
union {
float f;
uint8_t ub[4];
} alpha_ref;
} cc7;
};
struct brw_sf_unit_state
{
struct thread0 thread0;
struct thread1 thread1;
struct thread2 thread2;
struct thread3 thread3;
struct
{
unsigned pad0:10;
unsigned stats_enable:1;
unsigned nr_urb_entries:7;
unsigned pad1:1;
unsigned urb_entry_allocation_size:5;
unsigned pad2:1;
unsigned max_threads:6;
unsigned pad3:1;
} thread4;
struct
{
unsigned front_winding:1;
unsigned viewport_transform:1;
unsigned pad0:3;
unsigned sf_viewport_state_offset:27; /* Offset from GENERAL_STATE_BASE */
} sf5;
struct
{
unsigned pad0:9;
unsigned dest_org_vbias:4;
unsigned dest_org_hbias:4;
unsigned scissor:1;
unsigned disable_2x2_trifilter:1;
unsigned disable_zero_pix_trifilter:1;
unsigned point_rast_rule:2;
unsigned line_endcap_aa_region_width:2;
unsigned line_width:4;
unsigned fast_scissor_disable:1;
unsigned cull_mode:2;
unsigned aa_enable:1;
} sf6;
struct
{
unsigned point_size:11;
unsigned use_point_size_state:1;
unsigned subpixel_precision:1;
unsigned sprite_point:1;
unsigned pad0:10;
unsigned aa_line_distance_mode:1;
unsigned trifan_pv:2;
unsigned linestrip_pv:2;
unsigned tristrip_pv:2;
unsigned line_last_pixel_enable:1;
} sf7;
};
struct gen6_scissor_rect
{
unsigned xmin:16;
unsigned ymin:16;
unsigned xmax:16;
unsigned ymax:16;
};
struct brw_gs_unit_state
{
struct thread0 thread0;
struct thread1 thread1;
struct thread2 thread2;
struct thread3 thread3;
struct
{
unsigned pad0:8;
unsigned rendering_enable:1; /* for Ironlake */
unsigned pad4:1;
unsigned stats_enable:1;
unsigned nr_urb_entries:7;
unsigned pad1:1;
unsigned urb_entry_allocation_size:5;
unsigned pad2:1;
unsigned max_threads:5;
unsigned pad3:2;
} thread4;
struct
{
unsigned sampler_count:3;
unsigned pad0:2;
unsigned sampler_state_pointer:27;
} gs5;
struct
{
unsigned max_vp_index:4;
unsigned pad0:12;
unsigned svbi_post_inc_value:10;
unsigned pad1:1;
unsigned svbi_post_inc_enable:1;
unsigned svbi_payload:1;
unsigned discard_adjaceny:1;
unsigned reorder_enable:1;
unsigned pad2:1;
} gs6;
};
struct brw_wm_unit_state
{
struct thread0 thread0;
struct thread1 thread1;
struct thread2 thread2;
struct thread3 thread3;
struct {
unsigned stats_enable:1;
unsigned depth_buffer_clear:1;
unsigned sampler_count:3;
unsigned sampler_state_pointer:27;
} wm4;
struct
{
unsigned enable_8_pix:1;
unsigned enable_16_pix:1;
unsigned enable_32_pix:1;
unsigned enable_con_32_pix:1;
unsigned enable_con_64_pix:1;
unsigned pad0:1;
/* These next four bits are for Ironlake+ */
unsigned fast_span_coverage_enable:1;
unsigned depth_buffer_clear:1;
unsigned depth_buffer_resolve_enable:1;
unsigned hierarchical_depth_buffer_resolve_enable:1;
unsigned legacy_global_depth_bias:1;
unsigned line_stipple:1;
unsigned depth_offset:1;
unsigned polygon_stipple:1;
unsigned line_aa_region_width:2;
unsigned line_endcap_aa_region_width:2;
unsigned early_depth_test:1;
unsigned thread_dispatch_enable:1;
unsigned program_uses_depth:1;
unsigned program_computes_depth:1;
unsigned program_uses_killpixel:1;
unsigned legacy_line_rast: 1;
unsigned transposed_urb_read_enable:1;
unsigned max_threads:7;
} wm5;
float global_depth_offset_constant;
float global_depth_offset_scale;
/* for Ironlake only */
struct {
unsigned pad0:1;
unsigned grf_reg_count_1:3;
unsigned pad1:2;
unsigned kernel_start_pointer_1:26;
} wm8;
struct {
unsigned pad0:1;
unsigned grf_reg_count_2:3;
unsigned pad1:2;
unsigned kernel_start_pointer_2:26;
} wm9;
struct {
unsigned pad0:1;
unsigned grf_reg_count_3:3;
unsigned pad1:2;
unsigned kernel_start_pointer_3:26;
} wm10;
};
struct gen5_sampler_default_color {
uint8_t ub[4];
float f[4];
uint16_t hf[4];
uint16_t us[4];
int16_t s[4];
uint8_t b[4];
};
struct brw_clipper_viewport
{
float xmin;
float xmax;
float ymin;
float ymax;
};
struct brw_cc_viewport
{
float min_depth;
float max_depth;
};
struct brw_sf_viewport
{
struct {
float m00;
float m11;
float m22;
float m30;
float m31;
float m32;
} viewport;
/* scissor coordinates are inclusive */
struct {
int16_t xmin;
int16_t ymin;
int16_t xmax;
int16_t ymax;
} scissor;
};
struct gen6_sf_viewport {
float m00;
float m11;
float m22;
float m30;
float m31;
float m32;
unsigned pad0[2];
};
struct gen7_sf_clip_viewport {
struct {
float m00;
float m11;
float m22;
float m30;
float m31;
float m32;
} viewport;
unsigned pad0[2];
struct {
float xmin;
float xmax;
float ymin;
float ymax;
} guardband;
float pad1[4];
};
#endif
|