aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/tools/tests/gen7/or.asm
blob: 513eeba23cf1d205a523e19ec1c54347ba1bbb21 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
or(1)           g113.5<1>UD     g0.5<0,1,0>UD   0x0000ff00UD    { align1 WE_all 1N };
or.nz.f0.0(8)   null<1>.xUD     g21<4>.xUD      g19<4>.xUD      { align16 1Q };
or(8)           g13<1>.xyUD     g5.4<0>.zwwwUD  g6<0>.xUD       { align16 1Q };
or(8)           g10<1>UD        g9<8,8,1>UD     g8<8,8,1>UD     { align1 1Q };
or(16)          g16<1>UD        g14<8,8,1>UD    g12<8,8,1>UD    { align1 1H };
(+f0.0) or(8)   g22<1>.xUD      g22<4>.xUD      0x3f800000UD    { align16 1Q };
or.nz.f0.0(8)   g8<1>UD         g4<8,8,1>UD     g7<8,8,1>UD     { align1 1Q };
or.nz.f0.0(8)   null<1>UD       g12<8,8,1>UD    g15<8,8,1>UD    { align1 1Q };
or.nz.f0.0(16)  g12<1>UD        g5<8,8,1>UD     g10<8,8,1>UD    { align1 1H };
or.nz.f0.0(16)  null<1>UD       g20<8,8,1>UD    g26<8,8,1>UD    { align1 1H };
(+f0.0) or(8)   g6<1>UD         g6<8,8,1>UD     0x3f800000UD    { align1 1Q };
(+f0.0) or(16)  g8<1>UD         g8<8,8,1>UD     0x3f800000UD    { align1 1H };
or(1)           a0<1>UD         g8<0,1,0>UD     0x02427000UD    { align1 WE_all 1N };
or(1)           a0<1>UD         a0<0,1,0>UD     0x02114000UD    { align1 WE_all 1N };
or(1)           a0<1>UD         g2<0,1,0>UD     0x0e0b6000UD    { align1 WE_all 3N };
or(1)           a0<1>UD         a0<0,1,0>UD     g17<0,1,0>UD    { align1 WE_all 1N };
or(1)           g113.21<1>UB    g59<0,1,0>UB    g59.16<0,1,0>UB { align1 WE_all 1N };
or(1)           g2<1>UD         g2<0,1,0>UD     g7<0,1,0>UD     { align1 WE_all 1N };
or(8)           g32<1>UD        g24<8,8,1>UD    0x00281502UD    { align1 1Q };
or(16)          g47<1>UD        g45<8,8,1>UD    0x00281502UD    { align1 1H };