aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/winsys/radeon/drm/radeon_drm_bo.h
blob: 092b5e693ee9dc6f407102bf1efd18a43ecf90eb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
/*
 * Copyright © 2008 Jérôme Glisse
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NON-INFRINGEMENT. IN NO EVENT SHALL THE COPYRIGHT HOLDERS, AUTHORS
 * AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
 * USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 */
/*
 * Authors:
 *      Jérôme Glisse <glisse@freedesktop.org>
 */
#ifndef RADEON_DRM_BUFFER_H
#define RADEON_DRM_BUFFER_H

#include "radeon_winsys.h"
#include "pipebuffer/pb_bufmgr.h"

#define RADEON_PB_USAGE_CACHE       (1 << 28)
#define RADEON_PB_USAGE_DOMAIN_GTT  (1 << 29)
#define RADEON_PB_USAGE_DOMAIN_VRAM (1 << 30)

struct radeon_bomgr;

struct radeon_bo {
    struct pb_buffer base;
    struct radeon_bomgr *mgr;

    void *ptr;
    uint32_t size;
    uint32_t handle;
    uint32_t name;

    int cref;

    boolean flinked;
    uint32_t flink;
};

struct pb_manager *radeon_bomgr_create(struct radeon_drm_winsys *rws);
struct pb_buffer *radeon_bomgr_create_bo_from_handle(struct pb_manager *_mgr,
							      uint32_t handle);
boolean radeon_bomgr_get_handle(struct pb_buffer *_buf,
				     struct winsys_handle *whandle);
void radeon_bomgr_init_functions(struct radeon_drm_winsys *ws);

void radeon_bo_unref(struct radeon_bo *buf);


static INLINE void radeon_bo_ref(struct radeon_bo *bo)
{
    p_atomic_inc(&bo->cref);
}

static INLINE struct pb_buffer *
pb_buffer(struct r300_winsys_bo *buffer)
{
    return (struct pb_buffer *)buffer;
}

#endif