1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
|
/*
* Copyright © 2014-2017 Broadcom
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*/
#include "util/u_format.h"
#include "util/u_half.h"
#include "vc5_context.h"
#include "broadcom/cle/v3d_packet_v33_pack.h"
#include "broadcom/compiler/v3d_compiler.h"
static uint8_t
vc5_factor(enum pipe_blendfactor factor)
{
/* We may get a bad blendfactor when blending is disabled. */
if (factor == 0)
return V3D_BLEND_FACTOR_ZERO;
switch (factor) {
case PIPE_BLENDFACTOR_ZERO:
case PIPE_BLENDFACTOR_ONE:
return V3D_BLEND_FACTOR_ONE;
case PIPE_BLENDFACTOR_SRC_COLOR:
return V3D_BLEND_FACTOR_SRC_COLOR;
case PIPE_BLENDFACTOR_INV_SRC_COLOR:
return V3D_BLEND_FACTOR_INV_SRC_COLOR;
case PIPE_BLENDFACTOR_DST_COLOR:
return V3D_BLEND_FACTOR_DST_COLOR;
case PIPE_BLENDFACTOR_INV_DST_COLOR:
return V3D_BLEND_FACTOR_INV_DST_COLOR;
case PIPE_BLENDFACTOR_SRC_ALPHA:
return V3D_BLEND_FACTOR_SRC_ALPHA;
case PIPE_BLENDFACTOR_INV_SRC_ALPHA:
return V3D_BLEND_FACTOR_INV_SRC_ALPHA;
case PIPE_BLENDFACTOR_DST_ALPHA:
return V3D_BLEND_FACTOR_DST_ALPHA;
case PIPE_BLENDFACTOR_INV_DST_ALPHA:
return V3D_BLEND_FACTOR_INV_DST_ALPHA;
case PIPE_BLENDFACTOR_CONST_COLOR:
return V3D_BLEND_FACTOR_CONST_COLOR;
case PIPE_BLENDFACTOR_INV_CONST_COLOR:
return V3D_BLEND_FACTOR_INV_CONST_COLOR;
case PIPE_BLENDFACTOR_CONST_ALPHA:
return V3D_BLEND_FACTOR_CONST_ALPHA;
case PIPE_BLENDFACTOR_INV_CONST_ALPHA:
return V3D_BLEND_FACTOR_INV_CONST_ALPHA;
case PIPE_BLENDFACTOR_SRC_ALPHA_SATURATE:
return V3D_BLEND_FACTOR_SRC_ALPHA_SATURATE;
default:
unreachable("Bad blend factor");
}
}
static inline uint16_t
swizzled_border_color(struct pipe_sampler_state *sampler,
struct vc5_sampler_view *sview,
int chan)
{
const struct util_format_description *desc =
util_format_description(sview->base.format);
uint8_t swiz = chan;
/* If we're doing swizzling in the sampler, then only rearrange the
* border color for the mismatch between the VC5 texture format and
* the PIPE_FORMAT, since GL_ARB_texture_swizzle will be handled by
* the sampler's swizzle.
*
* For swizzling in the shader, we don't do any pre-swizzling of the
* border color.
*/
if (vc5_get_tex_return_size(sview->base.format) != 32)
swiz = desc->swizzle[swiz];
switch (swiz) {
case PIPE_SWIZZLE_0:
return util_float_to_half(0.0);
case PIPE_SWIZZLE_1:
return util_float_to_half(1.0);
default:
return util_float_to_half(sampler->border_color.f[swiz]);
}
}
static void
emit_one_texture(struct vc5_context *vc5, struct vc5_texture_stateobj *stage_tex,
int i)
{
struct vc5_job *job = vc5->job;
struct pipe_sampler_state *psampler = stage_tex->samplers[i];
struct vc5_sampler_state *sampler = vc5_sampler_state(psampler);
struct pipe_sampler_view *psview = stage_tex->textures[i];
struct vc5_sampler_view *sview = vc5_sampler_view(psview);
struct pipe_resource *prsc = psview->texture;
struct vc5_resource *rsc = vc5_resource(prsc);
stage_tex->texture_state[i].offset =
vc5_cl_ensure_space(&job->indirect,
cl_packet_length(TEXTURE_SHADER_STATE),
32);
vc5_bo_set_reference(&stage_tex->texture_state[i].bo,
job->indirect.bo);
struct V3D33_TEXTURE_SHADER_STATE unpacked = {
/* XXX */
.border_color_red = swizzled_border_color(psampler, sview, 0),
.border_color_green = swizzled_border_color(psampler, sview, 1),
.border_color_blue = swizzled_border_color(psampler, sview, 2),
.border_color_alpha = swizzled_border_color(psampler, sview, 3),
/* XXX: Disable min/maxlod for txf */
.max_level_of_detail = MIN2(MIN2(psampler->max_lod,
VC5_MAX_MIP_LEVELS),
psview->u.tex.last_level),
.texture_base_pointer = cl_address(rsc->bo,
rsc->slices[0].offset),
};
int min_img_filter = psampler->min_img_filter;
int min_mip_filter = psampler->min_mip_filter;
int mag_img_filter = psampler->mag_img_filter;
if (vc5_get_tex_return_size(psview->format) == 32) {
min_mip_filter = PIPE_TEX_MIPFILTER_NEAREST;
mag_img_filter = PIPE_TEX_FILTER_NEAREST;
mag_img_filter = PIPE_TEX_FILTER_NEAREST;
}
bool min_nearest = (min_img_filter == PIPE_TEX_FILTER_NEAREST);
switch (min_mip_filter) {
case PIPE_TEX_MIPFILTER_NONE:
unpacked.minification_filter = 0 + min_nearest;
break;
case PIPE_TEX_MIPFILTER_NEAREST:
unpacked.minification_filter = 2 + !min_nearest;
break;
case PIPE_TEX_MIPFILTER_LINEAR:
unpacked.minification_filter = 4 + !min_nearest;
break;
}
unpacked.magnification_filter = (mag_img_filter ==
PIPE_TEX_FILTER_NEAREST);
uint8_t packed[cl_packet_length(TEXTURE_SHADER_STATE)];
cl_packet_pack(TEXTURE_SHADER_STATE)(&job->indirect, packed, &unpacked);
for (int i = 0; i < ARRAY_SIZE(packed); i++)
packed[i] |= sview->texture_shader_state[i] | sampler->texture_shader_state[i];
cl_emit_prepacked(&job->indirect, &packed);
}
static void
emit_textures(struct vc5_context *vc5, struct vc5_texture_stateobj *stage_tex)
{
for (int i = 0; i < stage_tex->num_textures; i++)
emit_one_texture(vc5, stage_tex, i);
}
void
vc5_emit_state(struct pipe_context *pctx)
{
struct vc5_context *vc5 = vc5_context(pctx);
struct vc5_job *job = vc5->job;
if (vc5->dirty & (VC5_DIRTY_SCISSOR | VC5_DIRTY_VIEWPORT |
VC5_DIRTY_RASTERIZER)) {
float *vpscale = vc5->viewport.scale;
float *vptranslate = vc5->viewport.translate;
float vp_minx = -fabsf(vpscale[0]) + vptranslate[0];
float vp_maxx = fabsf(vpscale[0]) + vptranslate[0];
float vp_miny = -fabsf(vpscale[1]) + vptranslate[1];
float vp_maxy = fabsf(vpscale[1]) + vptranslate[1];
/* Clip to the scissor if it's enabled, but still clip to the
* drawable regardless since that controls where the binner
* tries to put things.
*
* Additionally, always clip the rendering to the viewport,
* since the hardware does guardband clipping, meaning
* primitives would rasterize outside of the view volume.
*/
uint32_t minx, miny, maxx, maxy;
if (!vc5->rasterizer->base.scissor) {
minx = MAX2(vp_minx, 0);
miny = MAX2(vp_miny, 0);
maxx = MIN2(vp_maxx, job->draw_width);
maxy = MIN2(vp_maxy, job->draw_height);
} else {
minx = MAX2(vp_minx, vc5->scissor.minx);
miny = MAX2(vp_miny, vc5->scissor.miny);
maxx = MIN2(vp_maxx, vc5->scissor.maxx);
maxy = MIN2(vp_maxy, vc5->scissor.maxy);
}
cl_emit(&job->bcl, CLIP_WINDOW, clip) {
clip.clip_window_left_pixel_coordinate = minx;
clip.clip_window_bottom_pixel_coordinate = miny;
clip.clip_window_height_in_pixels = maxy - miny;
clip.clip_window_width_in_pixels = maxx - minx;
clip.clip_window_height_in_pixels = maxy - miny;
}
job->draw_min_x = MIN2(job->draw_min_x, minx);
job->draw_min_y = MIN2(job->draw_min_y, miny);
job->draw_max_x = MAX2(job->draw_max_x, maxx);
job->draw_max_y = MAX2(job->draw_max_y, maxy);
}
if (vc5->dirty & (VC5_DIRTY_RASTERIZER |
VC5_DIRTY_ZSA |
VC5_DIRTY_BLEND |
VC5_DIRTY_COMPILED_FS)) {
cl_emit(&job->bcl, CONFIGURATION_BITS, config) {
config.enable_forward_facing_primitive =
!(vc5->rasterizer->base.cull_face &
PIPE_FACE_FRONT);
config.enable_reverse_facing_primitive =
!(vc5->rasterizer->base.cull_face &
PIPE_FACE_BACK);
/* This seems backwards, but it's what gets the
* clipflat test to pass.
*/
config.clockwise_primitives =
vc5->rasterizer->base.front_ccw;
config.enable_depth_offset =
vc5->rasterizer->base.offset_tri;
config.rasterizer_oversample_mode =
vc5->rasterizer->base.multisample;
config.direct3d_provoking_vertex =
vc5->rasterizer->base.flatshade_first;
config.blend_enable = vc5->blend->rt[0].blend_enable;
config.early_z_updates_enable = true;
if (vc5->zsa->base.depth.enabled) {
config.z_updates_enable =
vc5->zsa->base.depth.writemask;
config.early_z_enable =
vc5->zsa->early_z_enable;
config.depth_test_function =
vc5->zsa->base.depth.func;
} else {
config.depth_test_function = PIPE_FUNC_ALWAYS;
}
}
}
if (vc5->dirty & VC5_DIRTY_RASTERIZER) {
cl_emit(&job->bcl, DEPTH_OFFSET, depth) {
depth.depth_offset_factor =
vc5->rasterizer->offset_factor;
depth.depth_offset_units =
vc5->rasterizer->offset_units;
}
cl_emit(&job->bcl, POINT_SIZE, point_size) {
point_size.point_size = vc5->rasterizer->point_size;
}
cl_emit(&job->bcl, LINE_WIDTH, line_width) {
line_width.line_width = vc5->rasterizer->base.line_width;
}
}
if (vc5->dirty & VC5_DIRTY_VIEWPORT) {
cl_emit(&job->bcl, CLIPPER_XY_SCALING, clip) {
clip.viewport_half_width_in_1_256th_of_pixel =
vc5->viewport.scale[0] * 256.0f;
clip.viewport_half_height_in_1_256th_of_pixel =
vc5->viewport.scale[1] * 256.0f;
}
cl_emit(&job->bcl, CLIPPER_Z_SCALE_AND_OFFSET, clip) {
clip.viewport_z_offset_zc_to_zs =
vc5->viewport.translate[2];
clip.viewport_z_scale_zc_to_zs =
vc5->viewport.scale[2];
}
if (0 /* XXX */) {
cl_emit(&job->bcl, CLIPPER_Z_MIN_MAX_CLIPPING_PLANES, clip) {
clip.minimum_zw = (vc5->viewport.translate[2] -
vc5->viewport.scale[2]);
clip.maximum_zw = (vc5->viewport.translate[2] +
vc5->viewport.scale[2]);
}
}
cl_emit(&job->bcl, VIEWPORT_OFFSET, vp) {
vp.viewport_centre_x_coordinate =
vc5->viewport.translate[0];
vp.viewport_centre_y_coordinate =
vc5->viewport.translate[1];
}
}
if (vc5->dirty & VC5_DIRTY_BLEND) {
struct pipe_blend_state *blend = vc5->blend;
cl_emit(&job->bcl, BLEND_CONFIG, config) {
struct pipe_rt_blend_state *rtblend = &blend->rt[0];
config.colour_blend_mode = rtblend->rgb_func;
config.colour_blend_dst_factor =
vc5_factor(rtblend->rgb_dst_factor);
config.colour_blend_src_factor =
vc5_factor(rtblend->rgb_src_factor);
config.alpha_blend_mode = rtblend->alpha_func;
config.alpha_blend_dst_factor =
vc5_factor(rtblend->alpha_dst_factor);
config.alpha_blend_src_factor =
vc5_factor(rtblend->alpha_src_factor);
}
cl_emit(&job->bcl, COLOUR_WRITE_MASKS, mask) {
mask.render_target_0_per_colour_component_write_masks =
(~blend->rt[0].colormask) & 0xf;
mask.render_target_1_per_colour_component_write_masks =
(~blend->rt[1].colormask) & 0xf;
mask.render_target_2_per_colour_component_write_masks =
(~blend->rt[2].colormask) & 0xf;
mask.render_target_3_per_colour_component_write_masks =
(~blend->rt[3].colormask) & 0xf;
}
}
if (vc5->dirty & VC5_DIRTY_BLEND_COLOR) {
cl_emit(&job->bcl, BLEND_CONSTANT_COLOUR, colour) {
/* XXX: format-dependent swizzling */
colour.red_f16 = vc5->blend_color.hf[2];
colour.green_f16 = vc5->blend_color.hf[1];
colour.blue_f16 = vc5->blend_color.hf[0];
colour.alpha_f16 = vc5->blend_color.hf[3];
}
}
if (vc5->dirty & (VC5_DIRTY_ZSA | VC5_DIRTY_STENCIL_REF)) {
struct pipe_stencil_state *front = &vc5->zsa->base.stencil[0];
struct pipe_stencil_state *back = &vc5->zsa->base.stencil[1];
cl_emit(&job->bcl, STENCIL_CONFIG, config) {
config.front_config = true;
config.back_config = !back->enabled;
config.stencil_write_mask = front->writemask;
config.stencil_test_mask = front->valuemask;
config.stencil_test_function = front->func;
config.stencil_pass_op = front->zpass_op;
config.depth_test_fail_op = front->zfail_op;
config.stencil_test_fail_op = front->fail_op;
config.stencil_ref_value = vc5->stencil_ref.ref_value[0];
}
if (back->enabled) {
cl_emit(&job->bcl, STENCIL_CONFIG, config) {
config.front_config = false;
config.back_config = true;
config.stencil_write_mask = back->writemask;
config.stencil_test_mask = back->valuemask;
config.stencil_test_function = back->func;
config.stencil_pass_op = back->zpass_op;
config.depth_test_fail_op = back->zfail_op;
config.stencil_test_fail_op = back->fail_op;
config.stencil_ref_value =
vc5->stencil_ref.ref_value[1];
}
}
}
if (vc5->dirty & VC5_DIRTY_FRAGTEX)
emit_textures(vc5, &vc5->fragtex);
if (vc5->dirty & VC5_DIRTY_VERTTEX)
emit_textures(vc5, &vc5->fragtex);
if (vc5->dirty & VC5_DIRTY_FLAT_SHADE_FLAGS) {
/* XXX: Need to handle more than 24 entries. */
cl_emit(&job->bcl, FLAT_SHADE_FLAGS, flags) {
flags.varying_offset_v0 = 0;
flags.flat_shade_flags_for_varyings_v024 =
vc5->prog.fs->prog_data.fs->flat_shade_flags[0] & 0xfffff;
if (vc5->rasterizer->base.flatshade) {
flags.flat_shade_flags_for_varyings_v024 |=
vc5->prog.fs->prog_data.fs->shade_model_flags[0] & 0xfffff;
}
}
}
if (vc5->dirty & VC5_DIRTY_STREAMOUT) {
struct vc5_streamout_stateobj *so = &vc5->streamout;
if (so->num_targets) {
cl_emit(&job->bcl, TRANSFORM_FEEDBACK_ENABLE, tfe) {
tfe.number_of_32_bit_output_buffer_address_following =
so->num_targets;
tfe.number_of_16_bit_output_data_specs_following =
vc5->prog.bind_vs->num_tf_specs;
};
for (int i = 0; i < vc5->prog.bind_vs->num_tf_specs; i++) {
cl_emit_prepacked(&job->bcl,
&vc5->prog.bind_vs->tf_specs[i]);
}
for (int i = 0; i < so->num_targets; i++) {
const struct pipe_stream_output_target *target =
so->targets[i];
struct vc5_resource *rsc =
vc5_resource(target->buffer);
cl_emit(&job->bcl, TRANSFORM_FEEDBACK_OUTPUT_ADDRESS, output) {
output.address =
cl_address(rsc->bo,
target->buffer_offset);
};
vc5_job_add_write_resource(vc5->job,
target->buffer);
/* XXX: buffer_size? */
}
} else {
/* XXX? */
}
}
}
|