1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
TOP = ../../../..
include $(TOP)/configs/current
include Makefile.sources
LIBNAME = radeon
LIBRARY_INCLUDES = -I$(TOP)/include
TBLGEN = $(LLVM_BINDIR)/llvm-tblgen
CXXFLAGS+= $(LLVM_CXXFLAGS)
include ../../Makefile.template
CXXFLAGS := $(filter-out -DDEBUG, $(CXXFLAGS))
tablegen = $(TBLGEN) -I $(LLVM_INCLUDEDIR) $1 $2 -o $3
gen: $(GENERATED_SOURCES)
SIRegisterInfo.td: SIGenRegisterInfo.pl
$(PERL) $^ > $@
SIRegisterGetHWRegNum.inc: SIGenRegisterInfo.pl
$(PERL) $^ $@ > /dev/null
R600ShaderPatterns.td: AMDGPUGenShaderPatterns.pl
$(PERL) $^ C > $@
R600RegisterInfo.td: R600GenRegisterInfo.pl
$(PERL) $^ > $@
AMDGPUInstrEnums.td: AMDGPUGenInstrEnums.pl
$(PERL) $^ td > $@
AMDGPUInstrEnums.h.include: AMDGPUGenInstrEnums.pl
$(PERL) $^ h > $@
AMDGPUInstrEnums.include: AMDGPUGenInstrEnums.pl
$(PERL) $^ inc > $@
AMDILGenRegisterInfo.inc: *.td
$(call tablegen, -gen-register-info, AMDIL.td, $@)
AMDILGenInstrInfo.inc: *.td
$(call tablegen, -gen-instr-info, AMDIL.td, $@)
AMDILGenAsmWriter.inc: *.td
$(call tablegen, -gen-asm-writer, AMDIL.td, $@)
AMDILGenDAGISel.inc: *.td
$(call tablegen, -gen-dag-isel, AMDIL.td, $@)
AMDILGenCallingConv.inc: *.td
$(call tablegen, -gen-callingconv, AMDIL.td, $@)
AMDILGenSubtargetInfo.inc: *.td
$(call tablegen, -gen-subtarget, AMDIL.td, $@)
AMDILGenEDInfo.inc: *.td
$(call tablegen, -gen-enhanced-disassembly-info, AMDIL.td, $@)
AMDILGenIntrinsics.inc: *.td
$(call tablegen, -gen-tgt-intrinsic, AMDIL.td, $@)
AMDILGenCodeEmitter.inc: *.td
$(call tablegen, -gen-emitter, AMDIL.td, $@)
LOADER_LIBS=$(shell llvm-config --libs bitreader asmparser)
loader: loader.o libradeon.a
gcc -o loader -L/usr/local/lib $(LDFLAGS) loader.o libradeon.a $(LLVM_LIBS) $(LOADER_LIBS) -lpthread -ldl -lstdc++ -lm
# FIXME: Remove when this driver is converted to automake.
all: default
|
