1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
|
#include "sfn_shader_tess_eval.h"
#include "tgsi/tgsi_from_mesa.h"
namespace r600 {
TEvalShaderFromNir::TEvalShaderFromNir(r600_pipe_shader *sh, r600_pipe_shader_selector& sel,
const r600_shader_key& key, r600_shader *gs_shader,
enum chip_class chip_class):
VertexStage(PIPE_SHADER_TESS_EVAL, sel, sh->shader,
sh->scratch_space_needed, chip_class, key.tes.first_atomic_counter),
m_reserved_registers(0),
m_key(key)
{
sh->shader.tes_as_es = key.tes.as_es;
if (key.tes.as_es)
m_export_processor.reset(new VertexStageExportForGS(*this, gs_shader));
else
m_export_processor.reset(new VertexStageExportForFS(*this, &sel.so, sh, key));
}
bool TEvalShaderFromNir::do_process_inputs(nir_variable *input)
{
if (input->data.location == VARYING_SLOT_POS ||
input->data.location == VARYING_SLOT_PSIZ ||
input->data.location == VARYING_SLOT_CLIP_DIST0 ||
input->data.location == VARYING_SLOT_CLIP_DIST1 ||
(input->data.location >= VARYING_SLOT_VAR0 &&
input->data.location <= VARYING_SLOT_VAR31) ||
(input->data.location >= VARYING_SLOT_TEX0 &&
input->data.location <= VARYING_SLOT_TEX7) ||
(input->data.location >= VARYING_SLOT_PATCH0 &&
input->data.location <= VARYING_SLOT_TESS_MAX)) {
r600_shader_io& io = sh_info().input[input->data.driver_location];
tgsi_get_gl_varying_semantic(static_cast<gl_varying_slot>( input->data.location),
true, &io.name, &io.sid);
++sh_info().ninput;
return true;
}
return false;
}
bool TEvalShaderFromNir::scan_sysvalue_access(nir_instr *instr)
{
if (instr->type != nir_instr_type_intrinsic)
return true;
auto ir = nir_instr_as_intrinsic(instr);
switch (ir->intrinsic) {
case nir_intrinsic_load_tess_coord:
m_sv_values.set(es_tess_coord);
break;
case nir_intrinsic_load_primitive_id:
m_sv_values.set(es_primitive_id);
break;
case nir_intrinsic_load_tcs_rel_patch_id_r600:
m_sv_values.set(es_rel_patch_id);
break;
default:
;
}
return true;
}
bool TEvalShaderFromNir::do_allocate_reserved_registers()
{
if (m_sv_values.test(es_tess_coord)) {
m_reserved_registers = 1;
auto gpr = new GPRValue(0,0);
gpr->set_as_input();
m_tess_coord[0].reset(gpr);
gpr = new GPRValue(0,1);
gpr->set_as_input();
m_tess_coord[1].reset(gpr);
}
if (m_sv_values.test(es_rel_patch_id)) {
m_reserved_registers = 1;
auto gpr = new GPRValue(0,2);
gpr->set_as_input();
m_rel_patch_id.reset(gpr);
}
if (m_sv_values.test(es_primitive_id) ||
m_key.vs.as_gs_a) {
m_reserved_registers = 1;
auto gpr = new GPRValue(0,3);
gpr->set_as_input();
m_primitive_id.reset(gpr);
if (m_key.vs.as_gs_a)
inject_register(0, 3, m_primitive_id, false);
}
set_reserved_registers(m_reserved_registers);
return true;
}
bool TEvalShaderFromNir::load_tess_z_coord(nir_intrinsic_instr* instr)
{
if (m_tess_coord[2])
return load_preloaded_value(instr->dest, 2, m_tess_coord[2]);
m_tess_coord[2] = from_nir(instr->dest, 2);
emit_instruction(new AluInstruction(op2_add, m_tess_coord[2], Value::one_f, m_tess_coord[0], {alu_last_instr, alu_write, alu_src1_neg}));
emit_instruction(new AluInstruction(op2_add, m_tess_coord[2], m_tess_coord[2], m_tess_coord[1], {alu_last_instr, alu_write, alu_src1_neg}));
return true;
}
bool TEvalShaderFromNir::emit_intrinsic_instruction_override(nir_intrinsic_instr* instr)
{
switch (instr->intrinsic) {
case nir_intrinsic_load_tess_coord:
return load_preloaded_value(instr->dest, 0, m_tess_coord[0]) &&
load_preloaded_value(instr->dest, 1, m_tess_coord[1]) &&
load_tess_z_coord(instr);
case nir_intrinsic_load_primitive_id:
return load_preloaded_value(instr->dest, 0, m_primitive_id);
case nir_intrinsic_load_tcs_rel_patch_id_r600:
return load_preloaded_value(instr->dest, 0, m_rel_patch_id);
default:
return false;
}
}
bool TEvalShaderFromNir::do_process_outputs(nir_variable *output)
{
return m_export_processor->do_process_outputs(output);
}
bool TEvalShaderFromNir::do_emit_store_deref(const nir_variable *out_var, nir_intrinsic_instr* instr)
{
return m_export_processor->store_deref(out_var, instr);
}
void TEvalShaderFromNir::do_finalize()
{
m_export_processor->finalize_exports();
}
bool TEvalShaderFromNir::emit_load_tess_coord(nir_intrinsic_instr* instr)
{
bool result = load_preloaded_value(instr->dest, 0, m_tess_coord[0]) &&
load_preloaded_value(instr->dest, 1, m_tess_coord[1]);
m_tess_coord[2] = from_nir(instr->dest, 2);
emit_instruction(new AluInstruction(op2_add, m_tess_coord[2], m_tess_coord[2],
m_tess_coord[0], {alu_last_instr, alu_write, alu_src0_neg}));
emit_instruction(new AluInstruction(op2_add, m_tess_coord[2], m_tess_coord[2],
m_tess_coord[1], {alu_last_instr, alu_write, alu_src0_neg}));
return result;
}
}
|
