aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/i965simple/brw_wm.h
blob: a1ac0f504a63f731410a5dcb8387f54bffe89192 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
/*
 Copyright (C) Intel Corp.  2006.  All Rights Reserved.
 Intel funded Tungsten Graphics (http://www.tungstengraphics.com) to
 develop this 3D driver.
 
 Permission is hereby granted, free of charge, to any person obtaining
 a copy of this software and associated documentation files (the
 "Software"), to deal in the Software without restriction, including
 without limitation the rights to use, copy, modify, merge, publish,
 distribute, sublicense, and/or sell copies of the Software, and to
 permit persons to whom the Software is furnished to do so, subject to
 the following conditions:
 
 The above copyright notice and this permission notice (including the
 next paragraph) shall be included in all copies or substantial
 portions of the Software.
 
 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
 LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
 OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
 WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 
 **********************************************************************/
 /*
  * Authors:
  *   Keith Whitwell <keith@tungstengraphics.com>
  */
              

#ifndef BRW_WM_H
#define BRW_WM_H


#include "brw_context.h"
#include "brw_eu.h"

/* A big lookup table is used to figure out which and how many
 * additional regs will inserted before the main payload in the WM
 * program execution.  These mainly relate to depth and stencil
 * processing and the early-depth-test optimization.
 */
#define IZ_PS_KILL_ALPHATEST_BIT    0x1
#define IZ_PS_COMPUTES_DEPTH_BIT    0x2
#define IZ_DEPTH_WRITE_ENABLE_BIT   0x4
#define IZ_DEPTH_TEST_ENABLE_BIT    0x8
#define IZ_STENCIL_WRITE_ENABLE_BIT 0x10
#define IZ_STENCIL_TEST_ENABLE_BIT  0x20
#define IZ_EARLY_DEPTH_TEST_BIT     0x40
#define IZ_BIT_MAX                  0x80

#define AA_NEVER     0
#define AA_SOMETIMES 1
#define AA_ALWAYS    2

struct brw_wm_prog_key {
   unsigned source_depth_reg:3;
   unsigned aa_dest_stencil_reg:3;
   unsigned dest_depth_reg:3;
   unsigned nr_depth_regs:3;
   unsigned shadowtex_mask:8;
   unsigned computes_depth:1;	/* could be derived from program string */
   unsigned source_depth_to_render_target:1;
   unsigned runtime_check_aads_emit:1;

   unsigned yuvtex_mask:8;

   unsigned program_string_id;
};





#define PROGRAM_INTERNAL_PARAM
#define MAX_NV_FRAGMENT_PROGRAM_INSTRUCTIONS 1024 /* 72 for GL_ARB_f_p */
#define BRW_WM_MAX_INSN  (MAX_NV_FRAGMENT_PROGRAM_INSTRUCTIONS*3 + PIPE_ATTRIB_MAX + 3)
#define BRW_WM_MAX_GRF   128		/* hardware limit */
#define BRW_WM_MAX_VREG  (BRW_WM_MAX_INSN * 4)
#define BRW_WM_MAX_REF   (BRW_WM_MAX_INSN * 12)
#define BRW_WM_MAX_PARAM 256
#define BRW_WM_MAX_CONST 256
#define BRW_WM_MAX_KILLS MAX_NV_FRAGMENT_PROGRAM_INSTRUCTIONS

#define PAYLOAD_DEPTH     (PIPE_ATTRIB_MAX)

#define MAX_IFSN 32
#define MAX_LOOP_DEPTH 32

struct brw_wm_compile {
   struct brw_compile func;
   struct brw_wm_prog_key key;
   struct brw_wm_prog_data prog_data; /* result */

   struct brw_fragment_program *fp;

   unsigned grf_limit;
   unsigned max_wm_grf;


   struct brw_reg pixel_xy[2];
   struct brw_reg delta_xy[2];
   struct brw_reg pixel_w;


   struct brw_reg wm_regs[8][32][4];

   struct brw_reg payload_depth[4];
   struct brw_reg payload_coef[16];

   struct brw_reg emit_mask_reg;

   struct brw_instruction *if_inst[MAX_IFSN];
   int if_insn;

   struct brw_instruction *loop_inst[MAX_LOOP_DEPTH];
   int loop_insn;

   struct brw_instruction *inst0;
   struct brw_instruction *inst1;

   struct brw_reg stack;
   struct brw_indirect stack_index;

   unsigned reg_index;

   unsigned tmp_start;
   unsigned tmp_index;
};



void brw_wm_lookup_iz( unsigned line_aa,
		       unsigned lookup,
		       struct brw_wm_prog_key *key );

void brw_wm_glsl_emit(struct brw_wm_compile *c);
void brw_wm_emit_decls(struct brw_wm_compile *c);

#endif