1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
|
#ifndef A5XX_XML
#define A5XX_XML
/* Autogenerated file, DO NOT EDIT manually!
This file was generated by the rules-ng-ng headergen tool in this git repository:
http://github.com/freedreno/envytools/
git clone https://github.com/freedreno/envytools.git
The rules-ng-ng source files this header was generated from are:
- /home/robclark/src/freedreno/envytools/rnndb/adreno.xml ( 431 bytes, from 2016-04-26 17:56:44)
- /home/robclark/src/freedreno/envytools/rnndb/freedreno_copyright.xml ( 1572 bytes, from 2016-02-10 17:07:21)
- /home/robclark/src/freedreno/envytools/rnndb/adreno/a2xx.xml ( 32907 bytes, from 2016-11-26 23:01:08)
- /home/robclark/src/freedreno/envytools/rnndb/adreno/adreno_common.xml ( 12025 bytes, from 2016-11-26 23:01:08)
- /home/robclark/src/freedreno/envytools/rnndb/adreno/adreno_pm4.xml ( 22544 bytes, from 2016-11-26 23:01:08)
- /home/robclark/src/freedreno/envytools/rnndb/adreno/a3xx.xml ( 83840 bytes, from 2016-11-26 23:01:08)
- /home/robclark/src/freedreno/envytools/rnndb/adreno/a4xx.xml ( 110765 bytes, from 2016-11-26 23:01:48)
- /home/robclark/src/freedreno/envytools/rnndb/adreno/a5xx.xml ( 90537 bytes, from 2016-11-29 17:10:44)
- /home/robclark/src/freedreno/envytools/rnndb/adreno/ocmem.xml ( 1773 bytes, from 2015-09-24 17:30:00)
Copyright (C) 2013-2016 by the following authors:
- Rob Clark <robdclark@gmail.com> (robclark)
- Ilia Mirkin <imirkin@alum.mit.edu> (imirkin)
Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:
The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial
portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
enum a5xx_color_fmt {
RB5_R8_UNORM = 3,
RB5_R4G4B4A4_UNORM = 8,
RB5_R5G5B5A1_UNORM = 10,
RB5_R5G6B5_UNORM = 14,
RB5_R16_FLOAT = 23,
RB5_R8G8B8A8_UNORM = 48,
RB5_R8G8B8_UNORM = 49,
RB5_R8G8B8A8_UINT = 51,
RB5_R10G10B10A2_UINT = 58,
RB5_R16G16_FLOAT = 69,
RB5_R32_FLOAT = 74,
RB5_R16G16B16A16_FLOAT = 98,
RB5_R32G32_FLOAT = 103,
RB5_R32G32B32A32_FLOAT = 130,
};
enum a5xx_tile_mode {
TILE5_LINEAR = 0,
TILE5_2 = 2,
TILE5_3 = 3,
};
enum a5xx_vtx_fmt {
VFMT5_8_UNORM = 3,
VFMT5_8_SNORM = 4,
VFMT5_8_UINT = 5,
VFMT5_8_SINT = 6,
VFMT5_8_8_UNORM = 15,
VFMT5_8_8_SNORM = 16,
VFMT5_8_8_UINT = 17,
VFMT5_8_8_SINT = 18,
VFMT5_16_UNORM = 21,
VFMT5_16_SNORM = 22,
VFMT5_16_FLOAT = 23,
VFMT5_16_UINT = 24,
VFMT5_16_SINT = 25,
VFMT5_8_8_8_UNORM = 33,
VFMT5_8_8_8_SNORM = 34,
VFMT5_8_8_8_UINT = 35,
VFMT5_8_8_8_SINT = 36,
VFMT5_8_8_8_8_UNORM = 48,
VFMT5_8_8_8_8_SNORM = 50,
VFMT5_8_8_8_8_UINT = 51,
VFMT5_8_8_8_8_SINT = 52,
VFMT5_16_16_UNORM = 67,
VFMT5_16_16_SNORM = 68,
VFMT5_16_16_FLOAT = 69,
VFMT5_16_16_UINT = 70,
VFMT5_16_16_SINT = 71,
VFMT5_32_UNORM = 72,
VFMT5_32_SNORM = 73,
VFMT5_32_FLOAT = 74,
VFMT5_32_UINT = 75,
VFMT5_32_SINT = 76,
VFMT5_32_FIXED = 77,
VFMT5_16_16_16_UNORM = 88,
VFMT5_16_16_16_SNORM = 89,
VFMT5_16_16_16_FLOAT = 90,
VFMT5_16_16_16_UINT = 91,
VFMT5_16_16_16_SINT = 92,
VFMT5_16_16_16_16_UNORM = 96,
VFMT5_16_16_16_16_SNORM = 97,
VFMT5_16_16_16_16_FLOAT = 98,
VFMT5_16_16_16_16_UINT = 99,
VFMT5_16_16_16_16_SINT = 100,
VFMT5_32_32_UNORM = 101,
VFMT5_32_32_SNORM = 102,
VFMT5_32_32_FLOAT = 103,
VFMT5_32_32_UINT = 104,
VFMT5_32_32_SINT = 105,
VFMT5_32_32_FIXED = 106,
VFMT5_32_32_32_UNORM = 112,
VFMT5_32_32_32_SNORM = 113,
VFMT5_32_32_32_UINT = 114,
VFMT5_32_32_32_SINT = 115,
VFMT5_32_32_32_FLOAT = 116,
VFMT5_32_32_32_FIXED = 117,
VFMT5_32_32_32_32_UNORM = 128,
VFMT5_32_32_32_32_SNORM = 129,
VFMT5_32_32_32_32_FLOAT = 130,
VFMT5_32_32_32_32_UINT = 131,
VFMT5_32_32_32_32_SINT = 132,
VFMT5_32_32_32_32_FIXED = 133,
};
enum a5xx_tex_fmt {
TFMT5_A8_UNORM = 2,
TFMT5_8_UNORM = 3,
TFMT5_4_4_4_4_UNORM = 8,
TFMT5_5_5_5_1_UNORM = 10,
TFMT5_5_6_5_UNORM = 14,
TFMT5_8_8_UNORM = 15,
TFMT5_8_8_SNORM = 16,
TFMT5_L8_A8_UNORM = 19,
TFMT5_16_FLOAT = 23,
TFMT5_8_8_8_8_UNORM = 48,
TFMT5_8_8_8_UNORM = 49,
TFMT5_8_8_8_SNORM = 50,
TFMT5_9_9_9_E5_FLOAT = 53,
TFMT5_10_10_10_2_UNORM = 54,
TFMT5_11_11_10_FLOAT = 66,
TFMT5_16_16_FLOAT = 69,
TFMT5_32_FLOAT = 74,
TFMT5_16_16_16_16_FLOAT = 98,
TFMT5_32_32_FLOAT = 103,
TFMT5_32_32_32_32_FLOAT = 130,
TFMT5_X8Z24_UNORM = 160,
};
enum a5xx_tex_fetchsize {
TFETCH5_1_BYTE = 0,
TFETCH5_2_BYTE = 1,
TFETCH5_4_BYTE = 2,
TFETCH5_8_BYTE = 3,
TFETCH5_16_BYTE = 4,
};
enum a5xx_depth_format {
DEPTH5_NONE = 0,
DEPTH5_16 = 1,
DEPTH5_24_8 = 2,
DEPTH5_32 = 4,
};
enum a5xx_blit_buf {
BLIT_MRT0 = 0,
BLIT_MRT1 = 1,
BLIT_MRT2 = 2,
BLIT_MRT3 = 3,
BLIT_MRT4 = 4,
BLIT_MRT5 = 5,
BLIT_MRT6 = 6,
BLIT_MRT7 = 7,
BLIT_ZS = 8,
BLIT_Z32 = 9,
};
enum a5xx_tex_filter {
A5XX_TEX_NEAREST = 0,
A5XX_TEX_LINEAR = 1,
A5XX_TEX_ANISO = 2,
};
enum a5xx_tex_clamp {
A5XX_TEX_REPEAT = 0,
A5XX_TEX_CLAMP_TO_EDGE = 1,
A5XX_TEX_MIRROR_REPEAT = 2,
A5XX_TEX_CLAMP_TO_BORDER = 3,
A5XX_TEX_MIRROR_CLAMP = 4,
};
enum a5xx_tex_aniso {
A5XX_TEX_ANISO_1 = 0,
A5XX_TEX_ANISO_2 = 1,
A5XX_TEX_ANISO_4 = 2,
A5XX_TEX_ANISO_8 = 3,
A5XX_TEX_ANISO_16 = 4,
};
enum a5xx_tex_swiz {
A5XX_TEX_X = 0,
A5XX_TEX_Y = 1,
A5XX_TEX_Z = 2,
A5XX_TEX_W = 3,
A5XX_TEX_ZERO = 4,
A5XX_TEX_ONE = 5,
};
enum a5xx_tex_type {
A5XX_TEX_1D = 0,
A5XX_TEX_2D = 1,
A5XX_TEX_CUBE = 2,
A5XX_TEX_3D = 3,
};
#define A5XX_INT0_RBBM_GPU_IDLE 0x00000001
#define A5XX_INT0_RBBM_AHB_ERROR 0x00000002
#define A5XX_INT0_RBBM_TRANSFER_TIMEOUT 0x00000004
#define A5XX_INT0_RBBM_ME_MS_TIMEOUT 0x00000008
#define A5XX_INT0_RBBM_PFP_MS_TIMEOUT 0x00000010
#define A5XX_INT0_RBBM_ETS_MS_TIMEOUT 0x00000020
#define A5XX_INT0_RBBM_ATB_ASYNC_OVERFLOW 0x00000040
#define A5XX_INT0_RBBM_GPC_ERROR 0x00000080
#define A5XX_INT0_CP_SW 0x00000100
#define A5XX_INT0_CP_HW_ERROR 0x00000200
#define A5XX_INT0_CP_CCU_FLUSH_DEPTH_TS 0x00000400
#define A5XX_INT0_CP_CCU_FLUSH_COLOR_TS 0x00000800
#define A5XX_INT0_CP_CCU_RESOLVE_TS 0x00001000
#define A5XX_INT0_CP_IB2 0x00002000
#define A5XX_INT0_CP_IB1 0x00004000
#define A5XX_INT0_CP_RB 0x00008000
#define A5XX_INT0_CP_UNUSED_1 0x00010000
#define A5XX_INT0_CP_RB_DONE_TS 0x00020000
#define A5XX_INT0_CP_WT_DONE_TS 0x00040000
#define A5XX_INT0_UNKNOWN_1 0x00080000
#define A5XX_INT0_CP_CACHE_FLUSH_TS 0x00100000
#define A5XX_INT0_UNUSED_2 0x00200000
#define A5XX_INT0_RBBM_ATB_BUS_OVERFLOW 0x00400000
#define A5XX_INT0_MISC_HANG_DETECT 0x00800000
#define A5XX_INT0_UCHE_OOB_ACCESS 0x01000000
#define A5XX_INT0_UCHE_TRAP_INTR 0x02000000
#define A5XX_INT0_DEBBUS_INTR_0 0x04000000
#define A5XX_INT0_DEBBUS_INTR_1 0x08000000
#define A5XX_INT0_GPMU_VOLTAGE_DROOP 0x10000000
#define A5XX_INT0_GPMU_FIRMWARE 0x20000000
#define A5XX_INT0_ISDB_CPU_IRQ 0x40000000
#define A5XX_INT0_ISDB_UNDER_DEBUG 0x80000000
#define A5XX_CP_INT_CP_OPCODE_ERROR 0x00000001
#define A5XX_CP_INT_CP_RESERVED_BIT_ERROR 0x00000002
#define A5XX_CP_INT_CP_HW_FAULT_ERROR 0x00000004
#define A5XX_CP_INT_CP_DMA_ERROR 0x00000008
#define A5XX_CP_INT_CP_REGISTER_PROTECTION_ERROR 0x00000010
#define A5XX_CP_INT_CP_AHB_ERROR 0x00000020
#define REG_A5XX_CP_RB_BASE 0x00000800
#define REG_A5XX_CP_RB_BASE_HI 0x00000801
#define REG_A5XX_CP_RB_CNTL 0x00000802
#define REG_A5XX_CP_RB_RPTR_ADDR 0x00000804
#define REG_A5XX_CP_RB_RPTR_ADDR_HI 0x00000805
#define REG_A5XX_CP_RB_RPTR 0x00000806
#define REG_A5XX_CP_RB_WPTR 0x00000807
#define REG_A5XX_CP_PFP_STAT_ADDR 0x00000808
#define REG_A5XX_CP_PFP_STAT_DATA 0x00000809
#define REG_A5XX_CP_DRAW_STATE_ADDR 0x0000080b
#define REG_A5XX_CP_DRAW_STATE_DATA 0x0000080c
#define REG_A5XX_CP_CRASH_SCRIPT_BASE_LO 0x00000817
#define REG_A5XX_CP_CRASH_SCRIPT_BASE_HI 0x00000818
#define REG_A5XX_CP_CRASH_DUMP_CNTL 0x00000819
#define REG_A5XX_CP_ME_STAT_ADDR 0x0000081a
#define REG_A5XX_CP_ROQ_THRESHOLDS_1 0x0000081f
#define REG_A5XX_CP_ROQ_THRESHOLDS_2 0x00000820
#define REG_A5XX_CP_ROQ_DBG_ADDR 0x00000821
#define REG_A5XX_CP_ROQ_DBG_DATA 0x00000822
#define REG_A5XX_CP_MEQ_DBG_ADDR 0x00000823
#define REG_A5XX_CP_MEQ_DBG_DATA 0x00000824
#define REG_A5XX_CP_MEQ_THRESHOLDS 0x00000825
#define REG_A5XX_CP_MERCIU_SIZE 0x00000826
#define REG_A5XX_CP_MERCIU_DBG_ADDR 0x00000827
#define REG_A5XX_CP_MERCIU_DBG_DATA_1 0x00000828
#define REG_A5XX_CP_MERCIU_DBG_DATA_2 0x00000829
#define REG_A5XX_CP_PFP_UCODE_DBG_ADDR 0x0000082a
#define REG_A5XX_CP_PFP_UCODE_DBG_DATA 0x0000082b
#define REG_A5XX_CP_ME_UCODE_DBG_ADDR 0x0000082f
#define REG_A5XX_CP_ME_UCODE_DBG_DATA 0x00000830
#define REG_A5XX_CP_CNTL 0x00000831
#define REG_A5XX_CP_PFP_ME_CNTL 0x00000832
#define REG_A5XX_CP_CHICKEN_DBG 0x00000833
#define REG_A5XX_CP_PFP_INSTR_BASE_LO 0x00000835
#define REG_A5XX_CP_PFP_INSTR_BASE_HI 0x00000836
#define REG_A5XX_CP_ME_INSTR_BASE_LO 0x00000838
#define REG_A5XX_CP_ME_INSTR_BASE_HI 0x00000839
#define REG_A5XX_CP_CONTEXT_SWITCH_CNTL 0x0000083b
#define REG_A5XX_CP_CONTEXT_SWITCH_RESTORE_ADDR_LO 0x0000083c
#define REG_A5XX_CP_CONTEXT_SWITCH_RESTORE_ADDR_HI 0x0000083d
#define REG_A5XX_CP_CONTEXT_SWITCH_SAVE_ADDR_LO 0x0000083e
#define REG_A5XX_CP_CONTEXT_SWITCH_SAVE_ADDR_HI 0x0000083f
#define REG_A5XX_CP_CONTEXT_SWITCH_SMMU_INFO_LO 0x00000840
#define REG_A5XX_CP_CONTEXT_SWITCH_SMMU_INFO_HI 0x00000841
#define REG_A5XX_CP_ADDR_MODE_CNTL 0x00000860
#define REG_A5XX_CP_ME_STAT_DATA 0x00000b14
#define REG_A5XX_CP_WFI_PEND_CTR 0x00000b15
#define REG_A5XX_CP_INTERRUPT_STATUS 0x00000b18
#define REG_A5XX_CP_HW_FAULT 0x00000b1a
#define REG_A5XX_CP_PROTECT_STATUS 0x00000b1c
#define REG_A5XX_CP_IB1_BASE 0x00000b1f
#define REG_A5XX_CP_IB1_BASE_HI 0x00000b20
#define REG_A5XX_CP_IB1_BUFSZ 0x00000b21
#define REG_A5XX_CP_IB2_BASE 0x00000b22
#define REG_A5XX_CP_IB2_BASE_HI 0x00000b23
#define REG_A5XX_CP_IB2_BUFSZ 0x00000b24
static inline uint32_t REG_A5XX_CP_SCRATCH(uint32_t i0) { return 0x00000b78 + 0x1*i0; }
static inline uint32_t REG_A5XX_CP_SCRATCH_REG(uint32_t i0) { return 0x00000b78 + 0x1*i0; }
static inline uint32_t REG_A5XX_CP_PROTECT(uint32_t i0) { return 0x00000880 + 0x1*i0; }
static inline uint32_t REG_A5XX_CP_PROTECT_REG(uint32_t i0) { return 0x00000880 + 0x1*i0; }
#define A5XX_CP_PROTECT_REG_BASE_ADDR__MASK 0x0001ffff
#define A5XX_CP_PROTECT_REG_BASE_ADDR__SHIFT 0
static inline uint32_t A5XX_CP_PROTECT_REG_BASE_ADDR(uint32_t val)
{
return ((val) << A5XX_CP_PROTECT_REG_BASE_ADDR__SHIFT) & A5XX_CP_PROTECT_REG_BASE_ADDR__MASK;
}
#define A5XX_CP_PROTECT_REG_MASK_LEN__MASK 0x1f000000
#define A5XX_CP_PROTECT_REG_MASK_LEN__SHIFT 24
static inline uint32_t A5XX_CP_PROTECT_REG_MASK_LEN(uint32_t val)
{
return ((val) << A5XX_CP_PROTECT_REG_MASK_LEN__SHIFT) & A5XX_CP_PROTECT_REG_MASK_LEN__MASK;
}
#define A5XX_CP_PROTECT_REG_TRAP_WRITE 0x20000000
#define A5XX_CP_PROTECT_REG_TRAP_READ 0x40000000
#define REG_A5XX_CP_PROTECT_CNTL 0x000008a0
#define REG_A5XX_CP_AHB_FAULT 0x00000b1b
#define REG_A5XX_CP_PERFCTR_CP_SEL_0 0x00000bb0
#define REG_A5XX_CP_PERFCTR_CP_SEL_1 0x00000bb1
#define REG_A5XX_CP_PERFCTR_CP_SEL_2 0x00000bb2
#define REG_A5XX_CP_PERFCTR_CP_SEL_3 0x00000bb3
#define REG_A5XX_CP_PERFCTR_CP_SEL_4 0x00000bb4
#define REG_A5XX_CP_PERFCTR_CP_SEL_5 0x00000bb5
#define REG_A5XX_CP_PERFCTR_CP_SEL_6 0x00000bb6
#define REG_A5XX_CP_PERFCTR_CP_SEL_7 0x00000bb7
#define REG_A5XX_VSC_ADDR_MODE_CNTL 0x00000bc1
#define REG_A5XX_CP_POWERCTR_CP_SEL_0 0x00000bba
#define REG_A5XX_CP_POWERCTR_CP_SEL_1 0x00000bbb
#define REG_A5XX_CP_POWERCTR_CP_SEL_2 0x00000bbc
#define REG_A5XX_CP_POWERCTR_CP_SEL_3 0x00000bbd
#define REG_A5XX_RBBM_CFG_DBGBUS_SEL_A 0x00000004
#define REG_A5XX_RBBM_CFG_DBGBUS_SEL_B 0x00000005
#define REG_A5XX_RBBM_CFG_DBGBUS_SEL_C 0x00000006
#define REG_A5XX_RBBM_CFG_DBGBUS_SEL_D 0x00000007
#define REG_A5XX_RBBM_CFG_DBGBUS_CNTLT 0x00000008
#define REG_A5XX_RBBM_CFG_DBGBUS_CNTLM 0x00000009
#define REG_A5XX_RBBM_CFG_DEBBUS_CTLTM_ENABLE_SHIFT 0x00000018
#define REG_A5XX_RBBM_CFG_DBGBUS_OPL 0x0000000a
#define REG_A5XX_RBBM_CFG_DBGBUS_OPE 0x0000000b
#define REG_A5XX_RBBM_CFG_DBGBUS_IVTL_0 0x0000000c
#define REG_A5XX_RBBM_CFG_DBGBUS_IVTL_1 0x0000000d
#define REG_A5XX_RBBM_CFG_DBGBUS_IVTL_2 0x0000000e
#define REG_A5XX_RBBM_CFG_DBGBUS_IVTL_3 0x0000000f
#define REG_A5XX_RBBM_CFG_DBGBUS_MASKL_0 0x00000010
#define REG_A5XX_RBBM_CFG_DBGBUS_MASKL_1 0x00000011
#define REG_A5XX_RBBM_CFG_DBGBUS_MASKL_2 0x00000012
#define REG_A5XX_RBBM_CFG_DBGBUS_MASKL_3 0x00000013
#define REG_A5XX_RBBM_CFG_DBGBUS_BYTEL_0 0x00000014
#define REG_A5XX_RBBM_CFG_DBGBUS_BYTEL_1 0x00000015
#define REG_A5XX_RBBM_CFG_DBGBUS_IVTE_0 0x00000016
#define REG_A5XX_RBBM_CFG_DBGBUS_IVTE_1 0x00000017
#define REG_A5XX_RBBM_CFG_DBGBUS_IVTE_2 0x00000018
#define REG_A5XX_RBBM_CFG_DBGBUS_IVTE_3 0x00000019
#define REG_A5XX_RBBM_CFG_DBGBUS_MASKE_0 0x0000001a
#define REG_A5XX_RBBM_CFG_DBGBUS_MASKE_1 0x0000001b
#define REG_A5XX_RBBM_CFG_DBGBUS_MASKE_2 0x0000001c
#define REG_A5XX_RBBM_CFG_DBGBUS_MASKE_3 0x0000001d
#define REG_A5XX_RBBM_CFG_DBGBUS_NIBBLEE 0x0000001e
#define REG_A5XX_RBBM_CFG_DBGBUS_PTRC0 0x0000001f
#define REG_A5XX_RBBM_CFG_DBGBUS_PTRC1 0x00000020
#define REG_A5XX_RBBM_CFG_DBGBUS_LOADREG 0x00000021
#define REG_A5XX_RBBM_CFG_DBGBUS_IDX 0x00000022
#define REG_A5XX_RBBM_CFG_DBGBUS_CLRC 0x00000023
#define REG_A5XX_RBBM_CFG_DBGBUS_LOADIVT 0x00000024
#define REG_A5XX_RBBM_INTERFACE_HANG_INT_CNTL 0x0000002f
#define REG_A5XX_RBBM_INT_CLEAR_CMD 0x00000037
#define REG_A5XX_RBBM_INT_0_MASK 0x00000038
#define A5XX_RBBM_INT_0_MASK_RBBM_GPU_IDLE 0x00000001
#define A5XX_RBBM_INT_0_MASK_RBBM_AHB_ERROR 0x00000002
#define A5XX_RBBM_INT_0_MASK_RBBM_TRANSFER_TIMEOUT 0x00000004
#define A5XX_RBBM_INT_0_MASK_RBBM_ME_MS_TIMEOUT 0x00000008
#define A5XX_RBBM_INT_0_MASK_RBBM_PFP_MS_TIMEOUT 0x00000010
#define A5XX_RBBM_INT_0_MASK_RBBM_ETS_MS_TIMEOUT 0x00000020
#define A5XX_RBBM_INT_0_MASK_RBBM_ATB_ASYNC_OVERFLOW 0x00000040
#define A5XX_RBBM_INT_0_MASK_RBBM_GPC_ERROR 0x00000080
#define A5XX_RBBM_INT_0_MASK_CP_SW 0x00000100
#define A5XX_RBBM_INT_0_MASK_CP_HW_ERROR 0x00000200
#define A5XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_DEPTH_TS 0x00000400
#define A5XX_RBBM_INT_0_MASK_CP_CCU_FLUSH_COLOR_TS 0x00000800
#define A5XX_RBBM_INT_0_MASK_CP_CCU_RESOLVE_TS 0x00001000
#define A5XX_RBBM_INT_0_MASK_CP_IB2 0x00002000
#define A5XX_RBBM_INT_0_MASK_CP_IB1 0x00004000
#define A5XX_RBBM_INT_0_MASK_CP_RB 0x00008000
#define A5XX_RBBM_INT_0_MASK_CP_RB_DONE_TS 0x00020000
#define A5XX_RBBM_INT_0_MASK_CP_WT_DONE_TS 0x00040000
#define A5XX_RBBM_INT_0_MASK_CP_CACHE_FLUSH_TS 0x00100000
#define A5XX_RBBM_INT_0_MASK_RBBM_ATB_BUS_OVERFLOW 0x00400000
#define A5XX_RBBM_INT_0_MASK_MISC_HANG_DETECT 0x00800000
#define A5XX_RBBM_INT_0_MASK_UCHE_OOB_ACCESS 0x01000000
#define A5XX_RBBM_INT_0_MASK_UCHE_TRAP_INTR 0x02000000
#define A5XX_RBBM_INT_0_MASK_DEBBUS_INTR_0 0x04000000
#define A5XX_RBBM_INT_0_MASK_DEBBUS_INTR_1 0x08000000
#define A5XX_RBBM_INT_0_MASK_GPMU_VOLTAGE_DROOP 0x10000000
#define A5XX_RBBM_INT_0_MASK_GPMU_FIRMWARE 0x20000000
#define A5XX_RBBM_INT_0_MASK_ISDB_CPU_IRQ 0x40000000
#define A5XX_RBBM_INT_0_MASK_ISDB_UNDER_DEBUG 0x80000000
#define REG_A5XX_RBBM_AHB_DBG_CNTL 0x0000003f
#define REG_A5XX_RBBM_EXT_VBIF_DBG_CNTL 0x00000041
#define REG_A5XX_RBBM_SW_RESET_CMD 0x00000043
#define REG_A5XX_RBBM_BLOCK_SW_RESET_CMD 0x00000045
#define REG_A5XX_RBBM_BLOCK_SW_RESET_CMD2 0x00000046
#define REG_A5XX_RBBM_DBG_LO_HI_GPIO 0x00000048
#define REG_A5XX_RBBM_EXT_TRACE_BUS_CNTL 0x00000049
#define REG_A5XX_RBBM_CLOCK_CNTL_TP0 0x0000004a
#define REG_A5XX_RBBM_CLOCK_CNTL_TP1 0x0000004b
#define REG_A5XX_RBBM_CLOCK_CNTL_TP2 0x0000004c
#define REG_A5XX_RBBM_CLOCK_CNTL_TP3 0x0000004d
#define REG_A5XX_RBBM_CLOCK_CNTL2_TP0 0x0000004e
#define REG_A5XX_RBBM_CLOCK_CNTL2_TP1 0x0000004f
#define REG_A5XX_RBBM_CLOCK_CNTL2_TP2 0x00000050
#define REG_A5XX_RBBM_CLOCK_CNTL2_TP3 0x00000051
#define REG_A5XX_RBBM_CLOCK_CNTL3_TP0 0x00000052
#define REG_A5XX_RBBM_CLOCK_CNTL3_TP1 0x00000053
#define REG_A5XX_RBBM_CLOCK_CNTL3_TP2 0x00000054
#define REG_A5XX_RBBM_CLOCK_CNTL3_TP3 0x00000055
#define REG_A5XX_RBBM_READ_AHB_THROUGH_DBG 0x00000059
#define REG_A5XX_RBBM_CLOCK_CNTL_UCHE 0x0000005a
#define REG_A5XX_RBBM_CLOCK_CNTL2_UCHE 0x0000005b
#define REG_A5XX_RBBM_CLOCK_CNTL3_UCHE 0x0000005c
#define REG_A5XX_RBBM_CLOCK_CNTL4_UCHE 0x0000005d
#define REG_A5XX_RBBM_CLOCK_HYST_UCHE 0x0000005e
#define REG_A5XX_RBBM_CLOCK_DELAY_UCHE 0x0000005f
#define REG_A5XX_RBBM_CLOCK_MODE_GPC 0x00000060
#define REG_A5XX_RBBM_CLOCK_DELAY_GPC 0x00000061
#define REG_A5XX_RBBM_CLOCK_HYST_GPC 0x00000062
#define REG_A5XX_RBBM_CLOCK_CNTL_TSE_RAS_RBBM 0x00000063
#define REG_A5XX_RBBM_CLOCK_HYST_TSE_RAS_RBBM 0x00000064
#define REG_A5XX_RBBM_CLOCK_DELAY_TSE_RAS_RBBM 0x00000065
#define REG_A5XX_RBBM_CLOCK_DELAY_HLSQ 0x00000066
#define REG_A5XX_RBBM_CLOCK_CNTL 0x00000067
#define REG_A5XX_RBBM_CLOCK_CNTL_SP0 0x00000068
#define REG_A5XX_RBBM_CLOCK_CNTL_SP1 0x00000069
#define REG_A5XX_RBBM_CLOCK_CNTL_SP2 0x0000006a
#define REG_A5XX_RBBM_CLOCK_CNTL_SP3 0x0000006b
#define REG_A5XX_RBBM_CLOCK_CNTL2_SP0 0x0000006c
#define REG_A5XX_RBBM_CLOCK_CNTL2_SP1 0x0000006d
#define REG_A5XX_RBBM_CLOCK_CNTL2_SP2 0x0000006e
#define REG_A5XX_RBBM_CLOCK_CNTL2_SP3 0x0000006f
#define REG_A5XX_RBBM_CLOCK_HYST_SP0 0x00000070
#define REG_A5XX_RBBM_CLOCK_HYST_SP1 0x00000071
#define REG_A5XX_RBBM_CLOCK_HYST_SP2 0x00000072
#define REG_A5XX_RBBM_CLOCK_HYST_SP3 0x00000073
#define REG_A5XX_RBBM_CLOCK_DELAY_SP0 0x00000074
#define REG_A5XX_RBBM_CLOCK_DELAY_SP1 0x00000075
#define REG_A5XX_RBBM_CLOCK_DELAY_SP2 0x00000076
#define REG_A5XX_RBBM_CLOCK_DELAY_SP3 0x00000077
#define REG_A5XX_RBBM_CLOCK_CNTL_RB0 0x00000078
#define REG_A5XX_RBBM_CLOCK_CNTL_RB1 0x00000079
#define REG_A5XX_RBBM_CLOCK_CNTL_RB2 0x0000007a
#define REG_A5XX_RBBM_CLOCK_CNTL_RB3 0x0000007b
#define REG_A5XX_RBBM_CLOCK_CNTL2_RB0 0x0000007c
#define REG_A5XX_RBBM_CLOCK_CNTL2_RB1 0x0000007d
#define REG_A5XX_RBBM_CLOCK_CNTL2_RB2 0x0000007e
#define REG_A5XX_RBBM_CLOCK_CNTL2_RB3 0x0000007f
#define REG_A5XX_RBBM_CLOCK_HYST_RAC 0x00000080
#define REG_A5XX_RBBM_CLOCK_DELAY_RAC 0x00000081
#define REG_A5XX_RBBM_CLOCK_CNTL_CCU0 0x00000082
#define REG_A5XX_RBBM_CLOCK_CNTL_CCU1 0x00000083
#define REG_A5XX_RBBM_CLOCK_CNTL_CCU2 0x00000084
#define REG_A5XX_RBBM_CLOCK_CNTL_CCU3 0x00000085
#define REG_A5XX_RBBM_CLOCK_HYST_RB_CCU0 0x00000086
#define REG_A5XX_RBBM_CLOCK_HYST_RB_CCU1 0x00000087
#define REG_A5XX_RBBM_CLOCK_HYST_RB_CCU2 0x00000088
#define REG_A5XX_RBBM_CLOCK_HYST_RB_CCU3 0x00000089
#define REG_A5XX_RBBM_CLOCK_CNTL_RAC 0x0000008a
#define REG_A5XX_RBBM_CLOCK_CNTL2_RAC 0x0000008b
#define REG_A5XX_RBBM_CLOCK_DELAY_RB_CCU_L1_0 0x0000008c
#define REG_A5XX_RBBM_CLOCK_DELAY_RB_CCU_L1_1 0x0000008d
#define REG_A5XX_RBBM_CLOCK_DELAY_RB_CCU_L1_2 0x0000008e
#define REG_A5XX_RBBM_CLOCK_DELAY_RB_CCU_L1_3 0x0000008f
#define REG_A5XX_RBBM_CLOCK_HYST_VFD 0x00000090
#define REG_A5XX_RBBM_CLOCK_MODE_VFD 0x00000091
#define REG_A5XX_RBBM_CLOCK_DELAY_VFD 0x00000092
#define REG_A5XX_RBBM_AHB_CNTL0 0x00000093
#define REG_A5XX_RBBM_AHB_CNTL1 0x00000094
#define REG_A5XX_RBBM_AHB_CNTL2 0x00000095
#define REG_A5XX_RBBM_AHB_CMD 0x00000096
#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL11 0x0000009c
#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL12 0x0000009d
#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL13 0x0000009e
#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL14 0x0000009f
#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL15 0x000000a0
#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL16 0x000000a1
#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL17 0x000000a2
#define REG_A5XX_RBBM_INTERFACE_HANG_MASK_CNTL18 0x000000a3
#define REG_A5XX_RBBM_CLOCK_DELAY_TP0 0x000000a4
#define REG_A5XX_RBBM_CLOCK_DELAY_TP1 0x000000a5
#define REG_A5XX_RBBM_CLOCK_DELAY_TP2 0x000000a6
#define REG_A5XX_RBBM_CLOCK_DELAY_TP3 0x000000a7
#define REG_A5XX_RBBM_CLOCK_DELAY2_TP0 0x000000a8
#define REG_A5XX_RBBM_CLOCK_DELAY2_TP1 0x000000a9
#define REG_A5XX_RBBM_CLOCK_DELAY2_TP2 0x000000aa
#define REG_A5XX_RBBM_CLOCK_DELAY2_TP3 0x000000ab
#define REG_A5XX_RBBM_CLOCK_DELAY3_TP0 0x000000ac
#define REG_A5XX_RBBM_CLOCK_DELAY3_TP1 0x000000ad
#define REG_A5XX_RBBM_CLOCK_DELAY3_TP2 0x000000ae
#define REG_A5XX_RBBM_CLOCK_DELAY3_TP3 0x000000af
#define REG_A5XX_RBBM_CLOCK_HYST_TP0 0x000000b0
#define REG_A5XX_RBBM_CLOCK_HYST_TP1 0x000000b1
#define REG_A5XX_RBBM_CLOCK_HYST_TP2 0x000000b2
#define REG_A5XX_RBBM_CLOCK_HYST_TP3 0x000000b3
#define REG_A5XX_RBBM_CLOCK_HYST2_TP0 0x000000b4
#define REG_A5XX_RBBM_CLOCK_HYST2_TP1 0x000000b5
#define REG_A5XX_RBBM_CLOCK_HYST2_TP2 0x000000b6
#define REG_A5XX_RBBM_CLOCK_HYST2_TP3 0x000000b7
#define REG_A5XX_RBBM_CLOCK_HYST3_TP0 0x000000b8
#define REG_A5XX_RBBM_CLOCK_HYST3_TP1 0x000000b9
#define REG_A5XX_RBBM_CLOCK_HYST3_TP2 0x000000ba
#define REG_A5XX_RBBM_CLOCK_HYST3_TP3 0x000000bb
#define REG_A5XX_RBBM_CLOCK_CNTL_GPMU 0x000000c8
#define REG_A5XX_RBBM_CLOCK_DELAY_GPMU 0x000000c9
#define REG_A5XX_RBBM_CLOCK_HYST_GPMU 0x000000ca
#define REG_A5XX_RBBM_PERFCTR_CP_0_LO 0x000003a0
#define REG_A5XX_RBBM_PERFCTR_CP_0_HI 0x000003a1
#define REG_A5XX_RBBM_PERFCTR_CP_1_LO 0x000003a2
#define REG_A5XX_RBBM_PERFCTR_CP_1_HI 0x000003a3
#define REG_A5XX_RBBM_PERFCTR_CP_2_LO 0x000003a4
#define REG_A5XX_RBBM_PERFCTR_CP_2_HI 0x000003a5
#define REG_A5XX_RBBM_PERFCTR_CP_3_LO 0x000003a6
#define REG_A5XX_RBBM_PERFCTR_CP_3_HI 0x000003a7
#define REG_A5XX_RBBM_PERFCTR_CP_4_LO 0x000003a8
#define REG_A5XX_RBBM_PERFCTR_CP_4_HI 0x000003a9
#define REG_A5XX_RBBM_PERFCTR_CP_5_LO 0x000003aa
#define REG_A5XX_RBBM_PERFCTR_CP_5_HI 0x000003ab
#define REG_A5XX_RBBM_PERFCTR_CP_6_LO 0x000003ac
#define REG_A5XX_RBBM_PERFCTR_CP_6_HI 0x000003ad
#define REG_A5XX_RBBM_PERFCTR_CP_7_LO 0x000003ae
#define REG_A5XX_RBBM_PERFCTR_CP_7_HI 0x000003af
#define REG_A5XX_RBBM_PERFCTR_RBBM_0_LO 0x000003b0
#define REG_A5XX_RBBM_PERFCTR_RBBM_0_HI 0x000003b1
#define REG_A5XX_RBBM_PERFCTR_RBBM_1_LO 0x000003b2
#define REG_A5XX_RBBM_PERFCTR_RBBM_1_HI 0x000003b3
#define REG_A5XX_RBBM_PERFCTR_RBBM_2_LO 0x000003b4
#define REG_A5XX_RBBM_PERFCTR_RBBM_2_HI 0x000003b5
#define REG_A5XX_RBBM_PERFCTR_RBBM_3_LO 0x000003b6
#define REG_A5XX_RBBM_PERFCTR_RBBM_3_HI 0x000003b7
#define REG_A5XX_RBBM_PERFCTR_PC_0_LO 0x000003b8
#define REG_A5XX_RBBM_PERFCTR_PC_0_HI 0x000003b9
#define REG_A5XX_RBBM_PERFCTR_PC_1_LO 0x000003ba
#define REG_A5XX_RBBM_PERFCTR_PC_1_HI 0x000003bb
#define REG_A5XX_RBBM_PERFCTR_PC_2_LO 0x000003bc
#define REG_A5XX_RBBM_PERFCTR_PC_2_HI 0x000003bd
#define REG_A5XX_RBBM_PERFCTR_PC_3_LO 0x000003be
#define REG_A5XX_RBBM_PERFCTR_PC_3_HI 0x000003bf
#define REG_A5XX_RBBM_PERFCTR_PC_4_LO 0x000003c0
#define REG_A5XX_RBBM_PERFCTR_PC_4_HI 0x000003c1
#define REG_A5XX_RBBM_PERFCTR_PC_5_LO 0x000003c2
#define REG_A5XX_RBBM_PERFCTR_PC_5_HI 0x000003c3
#define REG_A5XX_RBBM_PERFCTR_PC_6_LO 0x000003c4
#define REG_A5XX_RBBM_PERFCTR_PC_6_HI 0x000003c5
#define REG_A5XX_RBBM_PERFCTR_PC_7_LO 0x000003c6
#define REG_A5XX_RBBM_PERFCTR_PC_7_HI 0x000003c7
#define REG_A5XX_RBBM_PERFCTR_VFD_0_LO 0x000003c8
#define REG_A5XX_RBBM_PERFCTR_VFD_0_HI 0x000003c9
#define REG_A5XX_RBBM_PERFCTR_VFD_1_LO 0x000003ca
#define REG_A5XX_RBBM_PERFCTR_VFD_1_HI 0x000003cb
#define REG_A5XX_RBBM_PERFCTR_VFD_2_LO 0x000003cc
#define REG_A5XX_RBBM_PERFCTR_VFD_2_HI 0x000003cd
#define REG_A5XX_RBBM_PERFCTR_VFD_3_LO 0x000003ce
#define REG_A5XX_RBBM_PERFCTR_VFD_3_HI 0x000003cf
#define REG_A5XX_RBBM_PERFCTR_VFD_4_LO 0x000003d0
#define REG_A5XX_RBBM_PERFCTR_VFD_4_HI 0x000003d1
#define REG_A5XX_RBBM_PERFCTR_VFD_5_LO 0x000003d2
#define REG_A5XX_RBBM_PERFCTR_VFD_5_HI 0x000003d3
#define REG_A5XX_RBBM_PERFCTR_VFD_6_LO 0x000003d4
#define REG_A5XX_RBBM_PERFCTR_VFD_6_HI 0x000003d5
#define REG_A5XX_RBBM_PERFCTR_VFD_7_LO 0x000003d6
#define REG_A5XX_RBBM_PERFCTR_VFD_7_HI 0x000003d7
#define REG_A5XX_RBBM_PERFCTR_HLSQ_0_LO 0x000003d8
#define REG_A5XX_RBBM_PERFCTR_HLSQ_0_HI 0x000003d9
#define REG_A5XX_RBBM_PERFCTR_HLSQ_1_LO 0x000003da
#define REG_A5XX_RBBM_PERFCTR_HLSQ_1_HI 0x000003db
#define REG_A5XX_RBBM_PERFCTR_HLSQ_2_LO 0x000003dc
#define REG_A5XX_RBBM_PERFCTR_HLSQ_2_HI 0x000003dd
#define REG_A5XX_RBBM_PERFCTR_HLSQ_3_LO 0x000003de
#define REG_A5XX_RBBM_PERFCTR_HLSQ_3_HI 0x000003df
#define REG_A5XX_RBBM_PERFCTR_HLSQ_4_LO 0x000003e0
#define REG_A5XX_RBBM_PERFCTR_HLSQ_4_HI 0x000003e1
#define REG_A5XX_RBBM_PERFCTR_HLSQ_5_LO 0x000003e2
#define REG_A5XX_RBBM_PERFCTR_HLSQ_5_HI 0x000003e3
#define REG_A5XX_RBBM_PERFCTR_HLSQ_6_LO 0x000003e4
#define REG_A5XX_RBBM_PERFCTR_HLSQ_6_HI 0x000003e5
#define REG_A5XX_RBBM_PERFCTR_HLSQ_7_LO 0x000003e6
#define REG_A5XX_RBBM_PERFCTR_HLSQ_7_HI 0x000003e7
#define REG_A5XX_RBBM_PERFCTR_VPC_0_LO 0x000003e8
#define REG_A5XX_RBBM_PERFCTR_VPC_0_HI 0x000003e9
#define REG_A5XX_RBBM_PERFCTR_VPC_1_LO 0x000003ea
#define REG_A5XX_RBBM_PERFCTR_VPC_1_HI 0x000003eb
#define REG_A5XX_RBBM_PERFCTR_VPC_2_LO 0x000003ec
#define REG_A5XX_RBBM_PERFCTR_VPC_2_HI 0x000003ed
#define REG_A5XX_RBBM_PERFCTR_VPC_3_LO 0x000003ee
#define REG_A5XX_RBBM_PERFCTR_VPC_3_HI 0x000003ef
#define REG_A5XX_RBBM_PERFCTR_CCU_0_LO 0x000003f0
#define REG_A5XX_RBBM_PERFCTR_CCU_0_HI 0x000003f1
#define REG_A5XX_RBBM_PERFCTR_CCU_1_LO 0x000003f2
#define REG_A5XX_RBBM_PERFCTR_CCU_1_HI 0x000003f3
#define REG_A5XX_RBBM_PERFCTR_CCU_2_LO 0x000003f4
#define REG_A5XX_RBBM_PERFCTR_CCU_2_HI 0x000003f5
#define REG_A5XX_RBBM_PERFCTR_CCU_3_LO 0x000003f6
#define REG_A5XX_RBBM_PERFCTR_CCU_3_HI 0x000003f7
#define REG_A5XX_RBBM_PERFCTR_TSE_0_LO 0x000003f8
#define REG_A5XX_RBBM_PERFCTR_TSE_0_HI 0x000003f9
#define REG_A5XX_RBBM_PERFCTR_TSE_1_LO 0x000003fa
#define REG_A5XX_RBBM_PERFCTR_TSE_1_HI 0x000003fb
#define REG_A5XX_RBBM_PERFCTR_TSE_2_LO 0x000003fc
#define REG_A5XX_RBBM_PERFCTR_TSE_2_HI 0x000003fd
#define REG_A5XX_RBBM_PERFCTR_TSE_3_LO 0x000003fe
#define REG_A5XX_RBBM_PERFCTR_TSE_3_HI 0x000003ff
#define REG_A5XX_RBBM_PERFCTR_RAS_0_LO 0x00000400
#define REG_A5XX_RBBM_PERFCTR_RAS_0_HI 0x00000401
#define REG_A5XX_RBBM_PERFCTR_RAS_1_LO 0x00000402
#define REG_A5XX_RBBM_PERFCTR_RAS_1_HI 0x00000403
#define REG_A5XX_RBBM_PERFCTR_RAS_2_LO 0x00000404
#define REG_A5XX_RBBM_PERFCTR_RAS_2_HI 0x00000405
#define REG_A5XX_RBBM_PERFCTR_RAS_3_LO 0x00000406
#define REG_A5XX_RBBM_PERFCTR_RAS_3_HI 0x00000407
#define REG_A5XX_RBBM_PERFCTR_UCHE_0_LO 0x00000408
#define REG_A5XX_RBBM_PERFCTR_UCHE_0_HI 0x00000409
#define REG_A5XX_RBBM_PERFCTR_UCHE_1_LO 0x0000040a
#define REG_A5XX_RBBM_PERFCTR_UCHE_1_HI 0x0000040b
#define REG_A5XX_RBBM_PERFCTR_UCHE_2_LO 0x0000040c
#define REG_A5XX_RBBM_PERFCTR_UCHE_2_HI 0x0000040d
#define REG_A5XX_RBBM_PERFCTR_UCHE_3_LO 0x0000040e
#define REG_A5XX_RBBM_PERFCTR_UCHE_3_HI 0x0000040f
#define REG_A5XX_RBBM_PERFCTR_UCHE_4_LO 0x00000410
#define REG_A5XX_RBBM_PERFCTR_UCHE_4_HI 0x00000411
#define REG_A5XX_RBBM_PERFCTR_UCHE_5_LO 0x00000412
#define REG_A5XX_RBBM_PERFCTR_UCHE_5_HI 0x00000413
#define REG_A5XX_RBBM_PERFCTR_UCHE_6_LO 0x00000414
#define REG_A5XX_RBBM_PERFCTR_UCHE_6_HI 0x00000415
#define REG_A5XX_RBBM_PERFCTR_UCHE_7_LO 0x00000416
#define REG_A5XX_RBBM_PERFCTR_UCHE_7_HI 0x00000417
#define REG_A5XX_RBBM_PERFCTR_TP_0_LO 0x00000418
#define REG_A5XX_RBBM_PERFCTR_TP_0_HI 0x00000419
#define REG_A5XX_RBBM_PERFCTR_TP_1_LO 0x0000041a
#define REG_A5XX_RBBM_PERFCTR_TP_1_HI 0x0000041b
#define REG_A5XX_RBBM_PERFCTR_TP_2_LO 0x0000041c
#define REG_A5XX_RBBM_PERFCTR_TP_2_HI 0x0000041d
#define REG_A5XX_RBBM_PERFCTR_TP_3_LO 0x0000041e
#define REG_A5XX_RBBM_PERFCTR_TP_3_HI 0x0000041f
#define REG_A5XX_RBBM_PERFCTR_TP_4_LO 0x00000420
#define REG_A5XX_RBBM_PERFCTR_TP_4_HI 0x00000421
#define REG_A5XX_RBBM_PERFCTR_TP_5_LO 0x00000422
#define REG_A5XX_RBBM_PERFCTR_TP_5_HI 0x00000423
#define REG_A5XX_RBBM_PERFCTR_TP_6_LO 0x00000424
#define REG_A5XX_RBBM_PERFCTR_TP_6_HI 0x00000425
#define REG_A5XX_RBBM_PERFCTR_TP_7_LO 0x00000426
#define REG_A5XX_RBBM_PERFCTR_TP_7_HI 0x00000427
#define REG_A5XX_RBBM_PERFCTR_SP_0_LO 0x00000428
#define REG_A5XX_RBBM_PERFCTR_SP_0_HI 0x00000429
#define REG_A5XX_RBBM_PERFCTR_SP_1_LO 0x0000042a
#define REG_A5XX_RBBM_PERFCTR_SP_1_HI 0x0000042b
#define REG_A5XX_RBBM_PERFCTR_SP_2_LO 0x0000042c
#define REG_A5XX_RBBM_PERFCTR_SP_2_HI 0x0000042d
#define REG_A5XX_RBBM_PERFCTR_SP_3_LO 0x0000042e
#define REG_A5XX_RBBM_PERFCTR_SP_3_HI 0x0000042f
#define REG_A5XX_RBBM_PERFCTR_SP_4_LO 0x00000430
#define REG_A5XX_RBBM_PERFCTR_SP_4_HI 0x00000431
#define REG_A5XX_RBBM_PERFCTR_SP_5_LO 0x00000432
#define REG_A5XX_RBBM_PERFCTR_SP_5_HI 0x00000433
#define REG_A5XX_RBBM_PERFCTR_SP_6_LO 0x00000434
#define REG_A5XX_RBBM_PERFCTR_SP_6_HI 0x00000435
#define REG_A5XX_RBBM_PERFCTR_SP_7_LO 0x00000436
#define REG_A5XX_RBBM_PERFCTR_SP_7_HI 0x00000437
#define REG_A5XX_RBBM_PERFCTR_SP_8_LO 0x00000438
#define REG_A5XX_RBBM_PERFCTR_SP_8_HI 0x00000439
#define REG_A5XX_RBBM_PERFCTR_SP_9_LO 0x0000043a
#define REG_A5XX_RBBM_PERFCTR_SP_9_HI 0x0000043b
#define REG_A5XX_RBBM_PERFCTR_SP_10_LO 0x0000043c
#define REG_A5XX_RBBM_PERFCTR_SP_10_HI 0x0000043d
#define REG_A5XX_RBBM_PERFCTR_SP_11_LO 0x0000043e
#define REG_A5XX_RBBM_PERFCTR_SP_11_HI 0x0000043f
#define REG_A5XX_RBBM_PERFCTR_RB_0_LO 0x00000440
#define REG_A5XX_RBBM_PERFCTR_RB_0_HI 0x00000441
#define REG_A5XX_RBBM_PERFCTR_RB_1_LO 0x00000442
#define REG_A5XX_RBBM_PERFCTR_RB_1_HI 0x00000443
#define REG_A5XX_RBBM_PERFCTR_RB_2_LO 0x00000444
#define REG_A5XX_RBBM_PERFCTR_RB_2_HI 0x00000445
#define REG_A5XX_RBBM_PERFCTR_RB_3_LO 0x00000446
#define REG_A5XX_RBBM_PERFCTR_RB_3_HI 0x00000447
#define REG_A5XX_RBBM_PERFCTR_RB_4_LO 0x00000448
#define REG_A5XX_RBBM_PERFCTR_RB_4_HI 0x00000449
#define REG_A5XX_RBBM_PERFCTR_RB_5_LO 0x0000044a
#define REG_A5XX_RBBM_PERFCTR_RB_5_HI 0x0000044b
#define REG_A5XX_RBBM_PERFCTR_RB_6_LO 0x0000044c
#define REG_A5XX_RBBM_PERFCTR_RB_6_HI 0x0000044d
#define REG_A5XX_RBBM_PERFCTR_RB_7_LO 0x0000044e
#define REG_A5XX_RBBM_PERFCTR_RB_7_HI 0x0000044f
#define REG_A5XX_RBBM_PERFCTR_VSC_0_LO 0x00000450
#define REG_A5XX_RBBM_PERFCTR_VSC_0_HI 0x00000451
#define REG_A5XX_RBBM_PERFCTR_VSC_1_LO 0x00000452
#define REG_A5XX_RBBM_PERFCTR_VSC_1_HI 0x00000453
#define REG_A5XX_RBBM_PERFCTR_LRZ_0_LO 0x00000454
#define REG_A5XX_RBBM_PERFCTR_LRZ_0_HI 0x00000455
#define REG_A5XX_RBBM_PERFCTR_LRZ_1_LO 0x00000456
#define REG_A5XX_RBBM_PERFCTR_LRZ_1_HI 0x00000457
#define REG_A5XX_RBBM_PERFCTR_LRZ_2_LO 0x00000458
#define REG_A5XX_RBBM_PERFCTR_LRZ_2_HI 0x00000459
#define REG_A5XX_RBBM_PERFCTR_LRZ_3_LO 0x0000045a
#define REG_A5XX_RBBM_PERFCTR_LRZ_3_HI 0x0000045b
#define REG_A5XX_RBBM_PERFCTR_CMP_0_LO 0x0000045c
#define REG_A5XX_RBBM_PERFCTR_CMP_0_HI 0x0000045d
#define REG_A5XX_RBBM_PERFCTR_CMP_1_LO 0x0000045e
#define REG_A5XX_RBBM_PERFCTR_CMP_1_HI 0x0000045f
#define REG_A5XX_RBBM_PERFCTR_CMP_2_LO 0x00000460
#define REG_A5XX_RBBM_PERFCTR_CMP_2_HI 0x00000461
#define REG_A5XX_RBBM_PERFCTR_CMP_3_LO 0x00000462
#define REG_A5XX_RBBM_PERFCTR_CMP_3_HI 0x00000463
#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_0 0x0000046b
#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_1 0x0000046c
#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_2 0x0000046d
#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_3 0x0000046e
#define REG_A5XX_RBBM_ALWAYSON_COUNTER_LO 0x000004d2
#define REG_A5XX_RBBM_ALWAYSON_COUNTER_HI 0x000004d3
#define REG_A5XX_RBBM_STATUS 0x000004f5
#define A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB 0x80000000
#define A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_CP 0x40000000
#define A5XX_RBBM_STATUS_HLSQ_BUSY 0x20000000
#define A5XX_RBBM_STATUS_VSC_BUSY 0x10000000
#define A5XX_RBBM_STATUS_TPL1_BUSY 0x08000000
#define A5XX_RBBM_STATUS_SP_BUSY 0x04000000
#define A5XX_RBBM_STATUS_UCHE_BUSY 0x02000000
#define A5XX_RBBM_STATUS_VPC_BUSY 0x01000000
#define A5XX_RBBM_STATUS_VFDP_BUSY 0x00800000
#define A5XX_RBBM_STATUS_VFD_BUSY 0x00400000
#define A5XX_RBBM_STATUS_TESS_BUSY 0x00200000
#define A5XX_RBBM_STATUS_PC_VSD_BUSY 0x00100000
#define A5XX_RBBM_STATUS_PC_DCALL_BUSY 0x00080000
#define A5XX_RBBM_STATUS_GPMU_SLAVE_BUSY 0x00040000
#define A5XX_RBBM_STATUS_DCOM_BUSY 0x00020000
#define A5XX_RBBM_STATUS_COM_BUSY 0x00010000
#define A5XX_RBBM_STATUS_LRZ_BUZY 0x00008000
#define A5XX_RBBM_STATUS_A2D_DSP_BUSY 0x00004000
#define A5XX_RBBM_STATUS_CCUFCHE_BUSY 0x00002000
#define A5XX_RBBM_STATUS_RB_BUSY 0x00001000
#define A5XX_RBBM_STATUS_RAS_BUSY 0x00000800
#define A5XX_RBBM_STATUS_TSE_BUSY 0x00000400
#define A5XX_RBBM_STATUS_VBIF_BUSY 0x00000200
#define A5XX_RBBM_STATUS_GPU_BUSY_IGN_AHB_HYST 0x00000100
#define A5XX_RBBM_STATUS_CP_BUSY_IGN_HYST 0x00000080
#define A5XX_RBBM_STATUS_CP_BUSY 0x00000040
#define A5XX_RBBM_STATUS_GPMU_MASTER_BUSY 0x00000020
#define A5XX_RBBM_STATUS_CP_CRASH_BUSY 0x00000010
#define A5XX_RBBM_STATUS_CP_ETS_BUSY 0x00000008
#define A5XX_RBBM_STATUS_CP_PFP_BUSY 0x00000004
#define A5XX_RBBM_STATUS_CP_ME_BUSY 0x00000002
#define A5XX_RBBM_STATUS_HI_BUSY 0x00000001
#define REG_A5XX_RBBM_STATUS3 0x00000530
#define REG_A5XX_RBBM_INT_0_STATUS 0x000004e1
#define REG_A5XX_RBBM_AHB_ME_SPLIT_STATUS 0x000004f0
#define REG_A5XX_RBBM_AHB_PFP_SPLIT_STATUS 0x000004f1
#define REG_A5XX_RBBM_AHB_ETS_SPLIT_STATUS 0x000004f3
#define REG_A5XX_RBBM_AHB_ERROR_STATUS 0x000004f4
#define REG_A5XX_RBBM_PERFCTR_CNTL 0x00000464
#define REG_A5XX_RBBM_PERFCTR_LOAD_CMD0 0x00000465
#define REG_A5XX_RBBM_PERFCTR_LOAD_CMD1 0x00000466
#define REG_A5XX_RBBM_PERFCTR_LOAD_CMD2 0x00000467
#define REG_A5XX_RBBM_PERFCTR_LOAD_CMD3 0x00000468
#define REG_A5XX_RBBM_PERFCTR_LOAD_VALUE_LO 0x00000469
#define REG_A5XX_RBBM_PERFCTR_LOAD_VALUE_HI 0x0000046a
#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_0 0x0000046b
#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_1 0x0000046c
#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_2 0x0000046d
#define REG_A5XX_RBBM_PERFCTR_RBBM_SEL_3 0x0000046e
#define REG_A5XX_RBBM_PERFCTR_GPU_BUSY_MASKED 0x0000046f
#define REG_A5XX_RBBM_AHB_ERROR 0x000004ed
#define REG_A5XX_RBBM_CFG_DBGBUS_EVENT_LOGIC 0x00000504
#define REG_A5XX_RBBM_CFG_DBGBUS_OVER 0x00000505
#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT0 0x00000506
#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT1 0x00000507
#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT2 0x00000508
#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT3 0x00000509
#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT4 0x0000050a
#define REG_A5XX_RBBM_CFG_DBGBUS_COUNT5 0x0000050b
#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_ADDR 0x0000050c
#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_BUF0 0x0000050d
#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_BUF1 0x0000050e
#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_BUF2 0x0000050f
#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_BUF3 0x00000510
#define REG_A5XX_RBBM_CFG_DBGBUS_TRACE_BUF4 0x00000511
#define REG_A5XX_RBBM_CFG_DBGBUS_MISR0 0x00000512
#define REG_A5XX_RBBM_CFG_DBGBUS_MISR1 0x00000513
#define REG_A5XX_RBBM_ISDB_CNT 0x00000533
#define REG_A5XX_RBBM_SECVID_TRUST_CONFIG 0x0000f000
#define REG_A5XX_RBBM_SECVID_TRUST_CNTL 0x0000f400
#define REG_A5XX_RBBM_SECVID_TSB_TRUSTED_BASE_LO 0x0000f800
#define REG_A5XX_RBBM_SECVID_TSB_TRUSTED_BASE_HI 0x0000f801
#define REG_A5XX_RBBM_SECVID_TSB_TRUSTED_SIZE 0x0000f802
#define REG_A5XX_RBBM_SECVID_TSB_CNTL 0x0000f803
#define REG_A5XX_RBBM_SECVID_TSB_COMP_STATUS_LO 0x0000f804
#define REG_A5XX_RBBM_SECVID_TSB_COMP_STATUS_HI 0x0000f805
#define REG_A5XX_RBBM_SECVID_TSB_UCHE_STATUS_LO 0x0000f806
#define REG_A5XX_RBBM_SECVID_TSB_UCHE_STATUS_HI 0x0000f807
#define REG_A5XX_RBBM_SECVID_TSB_ADDR_MODE_CNTL 0x0000f810
#define REG_A5XX_VSC_PIPE_DATA_LENGTH_0 0x00000c00
#define REG_A5XX_VSC_PERFCTR_VSC_SEL_0 0x00000c60
#define REG_A5XX_VSC_PERFCTR_VSC_SEL_1 0x00000c61
#define REG_A5XX_VSC_BIN_SIZE 0x00000cdd
#define A5XX_VSC_BIN_SIZE_WINDOW_OFFSET_DISABLE 0x80000000
#define A5XX_VSC_BIN_SIZE_X__MASK 0x00007fff
#define A5XX_VSC_BIN_SIZE_X__SHIFT 0
static inline uint32_t A5XX_VSC_BIN_SIZE_X(uint32_t val)
{
return ((val) << A5XX_VSC_BIN_SIZE_X__SHIFT) & A5XX_VSC_BIN_SIZE_X__MASK;
}
#define A5XX_VSC_BIN_SIZE_Y__MASK 0x7fff0000
#define A5XX_VSC_BIN_SIZE_Y__SHIFT 16
static inline uint32_t A5XX_VSC_BIN_SIZE_Y(uint32_t val)
{
return ((val) << A5XX_VSC_BIN_SIZE_Y__SHIFT) & A5XX_VSC_BIN_SIZE_Y__MASK;
}
#define REG_A5XX_GRAS_ADDR_MODE_CNTL 0x00000c81
#define REG_A5XX_GRAS_PERFCTR_TSE_SEL_0 0x00000c90
#define REG_A5XX_GRAS_PERFCTR_TSE_SEL_1 0x00000c91
#define REG_A5XX_GRAS_PERFCTR_TSE_SEL_2 0x00000c92
#define REG_A5XX_GRAS_PERFCTR_TSE_SEL_3 0x00000c93
#define REG_A5XX_GRAS_PERFCTR_RAS_SEL_0 0x00000c94
#define REG_A5XX_GRAS_PERFCTR_RAS_SEL_1 0x00000c95
#define REG_A5XX_GRAS_PERFCTR_RAS_SEL_2 0x00000c96
#define REG_A5XX_GRAS_PERFCTR_RAS_SEL_3 0x00000c97
#define REG_A5XX_GRAS_PERFCTR_LRZ_SEL_0 0x00000c98
#define REG_A5XX_GRAS_PERFCTR_LRZ_SEL_1 0x00000c99
#define REG_A5XX_GRAS_PERFCTR_LRZ_SEL_2 0x00000c9a
#define REG_A5XX_GRAS_PERFCTR_LRZ_SEL_3 0x00000c9b
#define REG_A5XX_RB_DBG_ECO_CNTL 0x00000cc4
#define REG_A5XX_RB_ADDR_MODE_CNTL 0x00000cc5
#define REG_A5XX_RB_MODE_CNTL 0x00000cc6
#define REG_A5XX_RB_CCU_CNTL 0x00000cc7
#define REG_A5XX_RB_PERFCTR_RB_SEL_0 0x00000cd0
#define REG_A5XX_RB_PERFCTR_RB_SEL_1 0x00000cd1
#define REG_A5XX_RB_PERFCTR_RB_SEL_2 0x00000cd2
#define REG_A5XX_RB_PERFCTR_RB_SEL_3 0x00000cd3
#define REG_A5XX_RB_PERFCTR_RB_SEL_4 0x00000cd4
#define REG_A5XX_RB_PERFCTR_RB_SEL_5 0x00000cd5
#define REG_A5XX_RB_PERFCTR_RB_SEL_6 0x00000cd6
#define REG_A5XX_RB_PERFCTR_RB_SEL_7 0x00000cd7
#define REG_A5XX_RB_PERFCTR_CCU_SEL_0 0x00000cd8
#define REG_A5XX_RB_PERFCTR_CCU_SEL_1 0x00000cd9
#define REG_A5XX_RB_PERFCTR_CCU_SEL_2 0x00000cda
#define REG_A5XX_RB_PERFCTR_CCU_SEL_3 0x00000cdb
#define REG_A5XX_RB_POWERCTR_RB_SEL_0 0x00000ce0
#define REG_A5XX_RB_POWERCTR_RB_SEL_1 0x00000ce1
#define REG_A5XX_RB_POWERCTR_RB_SEL_2 0x00000ce2
#define REG_A5XX_RB_POWERCTR_RB_SEL_3 0x00000ce3
#define REG_A5XX_RB_POWERCTR_CCU_SEL_0 0x00000ce4
#define REG_A5XX_RB_POWERCTR_CCU_SEL_1 0x00000ce5
#define REG_A5XX_RB_PERFCTR_CMP_SEL_0 0x00000cec
#define REG_A5XX_RB_PERFCTR_CMP_SEL_1 0x00000ced
#define REG_A5XX_RB_PERFCTR_CMP_SEL_2 0x00000cee
#define REG_A5XX_RB_PERFCTR_CMP_SEL_3 0x00000cef
#define REG_A5XX_PC_DBG_ECO_CNTL 0x00000d00
#define A5XX_PC_DBG_ECO_CNTL_TWOPASSUSEWFI 0x00000100
#define REG_A5XX_PC_ADDR_MODE_CNTL 0x00000d01
#define REG_A5XX_PC_MODE_CNTL 0x00000d02
#define REG_A5XX_UNKNOWN_0D08 0x00000d08
#define REG_A5XX_UNKNOWN_0D09 0x00000d09
#define REG_A5XX_PC_PERFCTR_PC_SEL_0 0x00000d10
#define REG_A5XX_PC_PERFCTR_PC_SEL_1 0x00000d11
#define REG_A5XX_PC_PERFCTR_PC_SEL_2 0x00000d12
#define REG_A5XX_PC_PERFCTR_PC_SEL_3 0x00000d13
#define REG_A5XX_PC_PERFCTR_PC_SEL_4 0x00000d14
#define REG_A5XX_PC_PERFCTR_PC_SEL_5 0x00000d15
#define REG_A5XX_PC_PERFCTR_PC_SEL_6 0x00000d16
#define REG_A5XX_PC_PERFCTR_PC_SEL_7 0x00000d17
#define REG_A5XX_HLSQ_TIMEOUT_THRESHOLD_0 0x00000e00
#define REG_A5XX_HLSQ_TIMEOUT_THRESHOLD_1 0x00000e01
#define REG_A5XX_HLSQ_ADDR_MODE_CNTL 0x00000e05
#define REG_A5XX_HLSQ_MODE_CNTL 0x00000e06
#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_0 0x00000e10
#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_1 0x00000e11
#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_2 0x00000e12
#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_3 0x00000e13
#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_4 0x00000e14
#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_5 0x00000e15
#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_6 0x00000e16
#define REG_A5XX_HLSQ_PERFCTR_HLSQ_SEL_7 0x00000e17
#define REG_A5XX_HLSQ_SPTP_RDSEL 0x00000f08
#define REG_A5XX_HLSQ_DBG_READ_SEL 0x0000bc00
#define REG_A5XX_HLSQ_DBG_AHB_READ_APERTURE 0x0000a000
#define REG_A5XX_VFD_ADDR_MODE_CNTL 0x00000e41
#define REG_A5XX_VFD_MODE_CNTL 0x00000e42
#define REG_A5XX_VFD_PERFCTR_VFD_SEL_0 0x00000e50
#define REG_A5XX_VFD_PERFCTR_VFD_SEL_1 0x00000e51
#define REG_A5XX_VFD_PERFCTR_VFD_SEL_2 0x00000e52
#define REG_A5XX_VFD_PERFCTR_VFD_SEL_3 0x00000e53
#define REG_A5XX_VFD_PERFCTR_VFD_SEL_4 0x00000e54
#define REG_A5XX_VFD_PERFCTR_VFD_SEL_5 0x00000e55
#define REG_A5XX_VFD_PERFCTR_VFD_SEL_6 0x00000e56
#define REG_A5XX_VFD_PERFCTR_VFD_SEL_7 0x00000e57
#define REG_A5XX_VPC_DBG_ECO_CNTL 0x00000e60
#define REG_A5XX_VPC_ADDR_MODE_CNTL 0x00000e61
#define REG_A5XX_VPC_MODE_CNTL 0x00000e62
#define REG_A5XX_VPC_PERFCTR_VPC_SEL_0 0x00000e64
#define REG_A5XX_VPC_PERFCTR_VPC_SEL_1 0x00000e65
#define REG_A5XX_VPC_PERFCTR_VPC_SEL_2 0x00000e66
#define REG_A5XX_VPC_PERFCTR_VPC_SEL_3 0x00000e67
#define REG_A5XX_UCHE_ADDR_MODE_CNTL 0x00000e80
#define REG_A5XX_UCHE_SVM_CNTL 0x00000e82
#define REG_A5XX_UCHE_WRITE_THRU_BASE_LO 0x00000e87
#define REG_A5XX_UCHE_WRITE_THRU_BASE_HI 0x00000e88
#define REG_A5XX_UCHE_TRAP_BASE_LO 0x00000e89
#define REG_A5XX_UCHE_TRAP_BASE_HI 0x00000e8a
#define REG_A5XX_UCHE_GMEM_RANGE_MIN_LO 0x00000e8b
#define REG_A5XX_UCHE_GMEM_RANGE_MIN_HI 0x00000e8c
#define REG_A5XX_UCHE_GMEM_RANGE_MAX_LO 0x00000e8d
#define REG_A5XX_UCHE_GMEM_RANGE_MAX_HI 0x00000e8e
#define REG_A5XX_UCHE_DBG_ECO_CNTL_2 0x00000e8f
#define REG_A5XX_UCHE_DBG_ECO_CNTL 0x00000e90
#define REG_A5XX_UCHE_CACHE_INVALIDATE_MIN_LO 0x00000e91
#define REG_A5XX_UCHE_CACHE_INVALIDATE_MIN_HI 0x00000e92
#define REG_A5XX_UCHE_CACHE_INVALIDATE_MAX_LO 0x00000e93
#define REG_A5XX_UCHE_CACHE_INVALIDATE_MAX_HI 0x00000e94
#define REG_A5XX_UCHE_CACHE_INVALIDATE 0x00000e95
#define REG_A5XX_UCHE_CACHE_WAYS 0x00000e96
#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_0 0x00000ea0
#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_1 0x00000ea1
#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_2 0x00000ea2
#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_3 0x00000ea3
#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_4 0x00000ea4
#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_5 0x00000ea5
#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_6 0x00000ea6
#define REG_A5XX_UCHE_PERFCTR_UCHE_SEL_7 0x00000ea7
#define REG_A5XX_UCHE_POWERCTR_UCHE_SEL_0 0x00000ea8
#define REG_A5XX_UCHE_POWERCTR_UCHE_SEL_1 0x00000ea9
#define REG_A5XX_UCHE_POWERCTR_UCHE_SEL_2 0x00000eaa
#define REG_A5XX_UCHE_POWERCTR_UCHE_SEL_3 0x00000eab
#define REG_A5XX_UCHE_TRAP_LOG_LO 0x00000eb1
#define REG_A5XX_UCHE_TRAP_LOG_HI 0x00000eb2
#define REG_A5XX_SP_DBG_ECO_CNTL 0x00000ec0
#define REG_A5XX_SP_ADDR_MODE_CNTL 0x00000ec1
#define REG_A5XX_SP_MODE_CNTL 0x00000ec2
#define REG_A5XX_SP_PERFCTR_SP_SEL_0 0x00000ed0
#define REG_A5XX_SP_PERFCTR_SP_SEL_1 0x00000ed1
#define REG_A5XX_SP_PERFCTR_SP_SEL_2 0x00000ed2
#define REG_A5XX_SP_PERFCTR_SP_SEL_3 0x00000ed3
#define REG_A5XX_SP_PERFCTR_SP_SEL_4 0x00000ed4
#define REG_A5XX_SP_PERFCTR_SP_SEL_5 0x00000ed5
#define REG_A5XX_SP_PERFCTR_SP_SEL_6 0x00000ed6
#define REG_A5XX_SP_PERFCTR_SP_SEL_7 0x00000ed7
#define REG_A5XX_SP_PERFCTR_SP_SEL_8 0x00000ed8
#define REG_A5XX_SP_PERFCTR_SP_SEL_9 0x00000ed9
#define REG_A5XX_SP_PERFCTR_SP_SEL_10 0x00000eda
#define REG_A5XX_SP_PERFCTR_SP_SEL_11 0x00000edb
#define REG_A5XX_SP_POWERCTR_SP_SEL_0 0x00000edc
#define REG_A5XX_SP_POWERCTR_SP_SEL_1 0x00000edd
#define REG_A5XX_SP_POWERCTR_SP_SEL_2 0x00000ede
#define REG_A5XX_SP_POWERCTR_SP_SEL_3 0x00000edf
#define REG_A5XX_TPL1_ADDR_MODE_CNTL 0x00000f01
#define REG_A5XX_TPL1_MODE_CNTL 0x00000f02
#define REG_A5XX_TPL1_PERFCTR_TP_SEL_0 0x00000f10
#define REG_A5XX_TPL1_PERFCTR_TP_SEL_1 0x00000f11
#define REG_A5XX_TPL1_PERFCTR_TP_SEL_2 0x00000f12
#define REG_A5XX_TPL1_PERFCTR_TP_SEL_3 0x00000f13
#define REG_A5XX_TPL1_PERFCTR_TP_SEL_4 0x00000f14
#define REG_A5XX_TPL1_PERFCTR_TP_SEL_5 0x00000f15
#define REG_A5XX_TPL1_PERFCTR_TP_SEL_6 0x00000f16
#define REG_A5XX_TPL1_PERFCTR_TP_SEL_7 0x00000f17
#define REG_A5XX_TPL1_POWERCTR_TP_SEL_0 0x00000f18
#define REG_A5XX_TPL1_POWERCTR_TP_SEL_1 0x00000f19
#define REG_A5XX_TPL1_POWERCTR_TP_SEL_2 0x00000f1a
#define REG_A5XX_TPL1_POWERCTR_TP_SEL_3 0x00000f1b
#define REG_A5XX_VBIF_VERSION 0x00003000
#define REG_A5XX_VBIF_CLKON 0x00003001
#define REG_A5XX_VBIF_ABIT_SORT 0x00003028
#define REG_A5XX_VBIF_ABIT_SORT_CONF 0x00003029
#define REG_A5XX_VBIF_ROUND_ROBIN_QOS_ARB 0x00003049
#define REG_A5XX_VBIF_GATE_OFF_WRREQ_EN 0x0000302a
#define REG_A5XX_VBIF_IN_RD_LIM_CONF0 0x0000302c
#define REG_A5XX_VBIF_IN_RD_LIM_CONF1 0x0000302d
#define REG_A5XX_VBIF_XIN_HALT_CTRL0 0x00003080
#define REG_A5XX_VBIF_XIN_HALT_CTRL1 0x00003081
#define REG_A5XX_VBIF_TEST_BUS_OUT_CTRL 0x00003084
#define REG_A5XX_VBIF_TEST_BUS1_CTRL0 0x00003085
#define REG_A5XX_VBIF_TEST_BUS1_CTRL1 0x00003086
#define REG_A5XX_VBIF_TEST_BUS2_CTRL0 0x00003087
#define REG_A5XX_VBIF_TEST_BUS2_CTRL1 0x00003088
#define REG_A5XX_VBIF_TEST_BUS_OUT 0x0000308c
#define REG_A5XX_VBIF_PERF_CNT_SEL0 0x000030d0
#define REG_A5XX_VBIF_PERF_CNT_SEL1 0x000030d1
#define REG_A5XX_VBIF_PERF_CNT_SEL2 0x000030d2
#define REG_A5XX_VBIF_PERF_CNT_SEL3 0x000030d3
#define REG_A5XX_VBIF_PERF_CNT_LOW0 0x000030d8
#define REG_A5XX_VBIF_PERF_CNT_LOW1 0x000030d9
#define REG_A5XX_VBIF_PERF_CNT_LOW2 0x000030da
#define REG_A5XX_VBIF_PERF_CNT_LOW3 0x000030db
#define REG_A5XX_VBIF_PERF_CNT_HIGH0 0x000030e0
#define REG_A5XX_VBIF_PERF_CNT_HIGH1 0x000030e1
#define REG_A5XX_VBIF_PERF_CNT_HIGH2 0x000030e2
#define REG_A5XX_VBIF_PERF_CNT_HIGH3 0x000030e3
#define REG_A5XX_VBIF_PERF_PWR_CNT_EN0 0x00003100
#define REG_A5XX_VBIF_PERF_PWR_CNT_EN1 0x00003101
#define REG_A5XX_VBIF_PERF_PWR_CNT_EN2 0x00003102
#define REG_A5XX_VBIF_PERF_PWR_CNT_LOW0 0x00003110
#define REG_A5XX_VBIF_PERF_PWR_CNT_LOW1 0x00003111
#define REG_A5XX_VBIF_PERF_PWR_CNT_LOW2 0x00003112
#define REG_A5XX_VBIF_PERF_PWR_CNT_HIGH0 0x00003118
#define REG_A5XX_VBIF_PERF_PWR_CNT_HIGH1 0x00003119
#define REG_A5XX_VBIF_PERF_PWR_CNT_HIGH2 0x0000311a
#define REG_A5XX_GPMU_INST_RAM_BASE 0x00008800
#define REG_A5XX_GPMU_DATA_RAM_BASE 0x00009800
#define REG_A5XX_GPMU_SP_POWER_CNTL 0x0000a881
#define REG_A5XX_GPMU_RBCCU_CLOCK_CNTL 0x0000a886
#define REG_A5XX_GPMU_RBCCU_POWER_CNTL 0x0000a887
#define REG_A5XX_GPMU_SP_PWR_CLK_STATUS 0x0000a88b
#define A5XX_GPMU_SP_PWR_CLK_STATUS_PWR_ON 0x00100000
#define REG_A5XX_GPMU_RBCCU_PWR_CLK_STATUS 0x0000a88d
#define A5XX_GPMU_RBCCU_PWR_CLK_STATUS_PWR_ON 0x00100000
#define REG_A5XX_GPMU_PWR_COL_STAGGER_DELAY 0x0000a891
#define REG_A5XX_GPMU_PWR_COL_INTER_FRAME_CTRL 0x0000a892
#define REG_A5XX_GPMU_PWR_COL_INTER_FRAME_HYST 0x0000a893
#define REG_A5XX_GPMU_PWR_COL_BINNING_CTRL 0x0000a894
#define REG_A5XX_GPMU_CLOCK_THROTTLE_CTRL 0x0000a8a3
#define REG_A5XX_GPMU_WFI_CONFIG 0x0000a8c1
#define REG_A5XX_GPMU_RBBM_INTR_INFO 0x0000a8d6
#define REG_A5XX_GPMU_CM3_SYSRESET 0x0000a8d8
#define REG_A5XX_GPMU_GENERAL_0 0x0000a8e0
#define REG_A5XX_GPMU_GENERAL_1 0x0000a8e1
#define REG_A5XX_SP_POWER_COUNTER_0_LO 0x0000a840
#define REG_A5XX_SP_POWER_COUNTER_0_HI 0x0000a841
#define REG_A5XX_SP_POWER_COUNTER_1_LO 0x0000a842
#define REG_A5XX_SP_POWER_COUNTER_1_HI 0x0000a843
#define REG_A5XX_SP_POWER_COUNTER_2_LO 0x0000a844
#define REG_A5XX_SP_POWER_COUNTER_2_HI 0x0000a845
#define REG_A5XX_SP_POWER_COUNTER_3_LO 0x0000a846
#define REG_A5XX_SP_POWER_COUNTER_3_HI 0x0000a847
#define REG_A5XX_TP_POWER_COUNTER_0_LO 0x0000a848
#define REG_A5XX_TP_POWER_COUNTER_0_HI 0x0000a849
#define REG_A5XX_TP_POWER_COUNTER_1_LO 0x0000a84a
#define REG_A5XX_TP_POWER_COUNTER_1_HI 0x0000a84b
#define REG_A5XX_TP_POWER_COUNTER_2_LO 0x0000a84c
#define REG_A5XX_TP_POWER_COUNTER_2_HI 0x0000a84d
#define REG_A5XX_TP_POWER_COUNTER_3_LO 0x0000a84e
#define REG_A5XX_TP_POWER_COUNTER_3_HI 0x0000a84f
#define REG_A5XX_RB_POWER_COUNTER_0_LO 0x0000a850
#define REG_A5XX_RB_POWER_COUNTER_0_HI 0x0000a851
#define REG_A5XX_RB_POWER_COUNTER_1_LO 0x0000a852
#define REG_A5XX_RB_POWER_COUNTER_1_HI 0x0000a853
#define REG_A5XX_RB_POWER_COUNTER_2_LO 0x0000a854
#define REG_A5XX_RB_POWER_COUNTER_2_HI 0x0000a855
#define REG_A5XX_RB_POWER_COUNTER_3_LO 0x0000a856
#define REG_A5XX_RB_POWER_COUNTER_3_HI 0x0000a857
#define REG_A5XX_CCU_POWER_COUNTER_0_LO 0x0000a858
#define REG_A5XX_CCU_POWER_COUNTER_0_HI 0x0000a859
#define REG_A5XX_CCU_POWER_COUNTER_1_LO 0x0000a85a
#define REG_A5XX_CCU_POWER_COUNTER_1_HI 0x0000a85b
#define REG_A5XX_UCHE_POWER_COUNTER_0_LO 0x0000a85c
#define REG_A5XX_UCHE_POWER_COUNTER_0_HI 0x0000a85d
#define REG_A5XX_UCHE_POWER_COUNTER_1_LO 0x0000a85e
#define REG_A5XX_UCHE_POWER_COUNTER_1_HI 0x0000a85f
#define REG_A5XX_UCHE_POWER_COUNTER_2_LO 0x0000a860
#define REG_A5XX_UCHE_POWER_COUNTER_2_HI 0x0000a861
#define REG_A5XX_UCHE_POWER_COUNTER_3_LO 0x0000a862
#define REG_A5XX_UCHE_POWER_COUNTER_3_HI 0x0000a863
#define REG_A5XX_CP_POWER_COUNTER_0_LO 0x0000a864
#define REG_A5XX_CP_POWER_COUNTER_0_HI 0x0000a865
#define REG_A5XX_CP_POWER_COUNTER_1_LO 0x0000a866
#define REG_A5XX_CP_POWER_COUNTER_1_HI 0x0000a867
#define REG_A5XX_CP_POWER_COUNTER_2_LO 0x0000a868
#define REG_A5XX_CP_POWER_COUNTER_2_HI 0x0000a869
#define REG_A5XX_CP_POWER_COUNTER_3_LO 0x0000a86a
#define REG_A5XX_CP_POWER_COUNTER_3_HI 0x0000a86b
#define REG_A5XX_GPMU_POWER_COUNTER_0_LO 0x0000a86c
#define REG_A5XX_GPMU_POWER_COUNTER_0_HI 0x0000a86d
#define REG_A5XX_GPMU_POWER_COUNTER_1_LO 0x0000a86e
#define REG_A5XX_GPMU_POWER_COUNTER_1_HI 0x0000a86f
#define REG_A5XX_GPMU_POWER_COUNTER_2_LO 0x0000a870
#define REG_A5XX_GPMU_POWER_COUNTER_2_HI 0x0000a871
#define REG_A5XX_GPMU_POWER_COUNTER_3_LO 0x0000a872
#define REG_A5XX_GPMU_POWER_COUNTER_3_HI 0x0000a873
#define REG_A5XX_GPMU_POWER_COUNTER_4_LO 0x0000a874
#define REG_A5XX_GPMU_POWER_COUNTER_4_HI 0x0000a875
#define REG_A5XX_GPMU_POWER_COUNTER_5_LO 0x0000a876
#define REG_A5XX_GPMU_POWER_COUNTER_5_HI 0x0000a877
#define REG_A5XX_GPMU_POWER_COUNTER_ENABLE 0x0000a878
#define REG_A5XX_GPMU_ALWAYS_ON_COUNTER_LO 0x0000a879
#define REG_A5XX_GPMU_ALWAYS_ON_COUNTER_HI 0x0000a87a
#define REG_A5XX_GPMU_ALWAYS_ON_COUNTER_RESET 0x0000a87b
#define REG_A5XX_GPMU_POWER_COUNTER_SELECT_0 0x0000a87c
#define REG_A5XX_GPMU_POWER_COUNTER_SELECT_1 0x0000a87d
#define REG_A5XX_GPMU_CLOCK_THROTTLE_CTRL 0x0000a8a3
#define REG_A5XX_GPMU_THROTTLE_UNMASK_FORCE_CTRL 0x0000a8a8
#define REG_A5XX_GPMU_TEMP_SENSOR_ID 0x0000ac00
#define REG_A5XX_GPMU_TEMP_SENSOR_CONFIG 0x0000ac01
#define REG_A5XX_GPMU_TEMP_VAL 0x0000ac02
#define REG_A5XX_GPMU_DELTA_TEMP_THRESHOLD 0x0000ac03
#define REG_A5XX_GPMU_TEMP_THRESHOLD_INTR_STATUS 0x0000ac05
#define REG_A5XX_GPMU_TEMP_THRESHOLD_INTR_EN_MASK 0x0000ac06
#define REG_A5XX_GPMU_LEAKAGE_TEMP_COEFF_0_1 0x0000ac40
#define REG_A5XX_GPMU_LEAKAGE_TEMP_COEFF_2_3 0x0000ac41
#define REG_A5XX_GPMU_LEAKAGE_VTG_COEFF_0_1 0x0000ac42
#define REG_A5XX_GPMU_LEAKAGE_VTG_COEFF_2_3 0x0000ac43
#define REG_A5XX_GPMU_BASE_LEAKAGE 0x0000ac46
#define REG_A5XX_GPMU_GPMU_VOLTAGE 0x0000ac60
#define REG_A5XX_GPMU_GPMU_VOLTAGE_INTR_STATUS 0x0000ac61
#define REG_A5XX_GPMU_GPMU_VOLTAGE_INTR_EN_MASK 0x0000ac62
#define REG_A5XX_GPMU_GPMU_PWR_THRESHOLD 0x0000ac80
#define REG_A5XX_GPMU_GPMU_LLM_GLM_SLEEP_CTRL 0x0000acc4
#define REG_A5XX_GPMU_GPMU_LLM_GLM_SLEEP_STATUS 0x0000acc5
#define REG_A5XX_GDPM_CONFIG1 0x0000b80c
#define REG_A5XX_GDPM_CONFIG2 0x0000b80d
#define REG_A5XX_GDPM_INT_EN 0x0000b80f
#define REG_A5XX_GDPM_INT_MASK 0x0000b811
#define REG_A5XX_GPMU_BEC_ENABLE 0x0000b9a0
#define REG_A5XX_GPU_CS_SENSOR_GENERAL_STATUS 0x0000c41a
#define REG_A5XX_GPU_CS_AMP_CALIBRATION_STATUS1_0 0x0000c41d
#define REG_A5XX_GPU_CS_AMP_CALIBRATION_STATUS1_2 0x0000c41f
#define REG_A5XX_GPU_CS_AMP_CALIBRATION_STATUS1_4 0x0000c421
#define REG_A5XX_GPU_CS_ENABLE_REG 0x0000c520
#define REG_A5XX_GPU_CS_AMP_CALIBRATION_CONTROL1 0x0000c557
#define REG_A5XX_GRAS_CL_CNTL 0x0000e000
#define REG_A5XX_UNKNOWN_E001 0x0000e001
#define REG_A5XX_UNKNOWN_E004 0x0000e004
#define REG_A5XX_GRAS_CNTL 0x0000e005
#define A5XX_GRAS_CNTL_VARYING 0x00000001
#define REG_A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ 0x0000e006
#define A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__MASK 0x000003ff
#define A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__SHIFT 0
static inline uint32_t A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ(uint32_t val)
{
return ((val) << A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__SHIFT) & A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_HORZ__MASK;
}
#define A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__MASK 0x000ffc00
#define A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__SHIFT 10
static inline uint32_t A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT(uint32_t val)
{
return ((val) << A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__SHIFT) & A5XX_GRAS_CL_GUARDBAND_CLIP_ADJ_VERT__MASK;
}
#define REG_A5XX_GRAS_CL_VPORT_XOFFSET_0 0x0000e010
#define A5XX_GRAS_CL_VPORT_XOFFSET_0__MASK 0xffffffff
#define A5XX_GRAS_CL_VPORT_XOFFSET_0__SHIFT 0
static inline uint32_t A5XX_GRAS_CL_VPORT_XOFFSET_0(float val)
{
return ((fui(val)) << A5XX_GRAS_CL_VPORT_XOFFSET_0__SHIFT) & A5XX_GRAS_CL_VPORT_XOFFSET_0__MASK;
}
#define REG_A5XX_GRAS_CL_VPORT_XSCALE_0 0x0000e011
#define A5XX_GRAS_CL_VPORT_XSCALE_0__MASK 0xffffffff
#define A5XX_GRAS_CL_VPORT_XSCALE_0__SHIFT 0
static inline uint32_t A5XX_GRAS_CL_VPORT_XSCALE_0(float val)
{
return ((fui(val)) << A5XX_GRAS_CL_VPORT_XSCALE_0__SHIFT) & A5XX_GRAS_CL_VPORT_XSCALE_0__MASK;
}
#define REG_A5XX_GRAS_CL_VPORT_YOFFSET_0 0x0000e012
#define A5XX_GRAS_CL_VPORT_YOFFSET_0__MASK 0xffffffff
#define A5XX_GRAS_CL_VPORT_YOFFSET_0__SHIFT 0
static inline uint32_t A5XX_GRAS_CL_VPORT_YOFFSET_0(float val)
{
return ((fui(val)) << A5XX_GRAS_CL_VPORT_YOFFSET_0__SHIFT) & A5XX_GRAS_CL_VPORT_YOFFSET_0__MASK;
}
#define REG_A5XX_GRAS_CL_VPORT_YSCALE_0 0x0000e013
#define A5XX_GRAS_CL_VPORT_YSCALE_0__MASK 0xffffffff
#define A5XX_GRAS_CL_VPORT_YSCALE_0__SHIFT 0
static inline uint32_t A5XX_GRAS_CL_VPORT_YSCALE_0(float val)
{
return ((fui(val)) << A5XX_GRAS_CL_VPORT_YSCALE_0__SHIFT) & A5XX_GRAS_CL_VPORT_YSCALE_0__MASK;
}
#define REG_A5XX_GRAS_CL_VPORT_ZOFFSET_0 0x0000e014
#define A5XX_GRAS_CL_VPORT_ZOFFSET_0__MASK 0xffffffff
#define A5XX_GRAS_CL_VPORT_ZOFFSET_0__SHIFT 0
static inline uint32_t A5XX_GRAS_CL_VPORT_ZOFFSET_0(float val)
{
return ((fui(val)) << A5XX_GRAS_CL_VPORT_ZOFFSET_0__SHIFT) & A5XX_GRAS_CL_VPORT_ZOFFSET_0__MASK;
}
#define REG_A5XX_GRAS_CL_VPORT_ZSCALE_0 0x0000e015
#define A5XX_GRAS_CL_VPORT_ZSCALE_0__MASK 0xffffffff
#define A5XX_GRAS_CL_VPORT_ZSCALE_0__SHIFT 0
static inline uint32_t A5XX_GRAS_CL_VPORT_ZSCALE_0(float val)
{
return ((fui(val)) << A5XX_GRAS_CL_VPORT_ZSCALE_0__SHIFT) & A5XX_GRAS_CL_VPORT_ZSCALE_0__MASK;
}
#define REG_A5XX_GRAS_SU_CNTL 0x0000e090
#define A5XX_GRAS_SU_CNTL_FRONT_CW 0x00000004
#define A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__MASK 0x000007f8
#define A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__SHIFT 3
static inline uint32_t A5XX_GRAS_SU_CNTL_LINEHALFWIDTH(float val)
{
return ((((int32_t)(val * 4.0))) << A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__SHIFT) & A5XX_GRAS_SU_CNTL_LINEHALFWIDTH__MASK;
}
#define A5XX_GRAS_SU_CNTL_POLY_OFFSET 0x00000800
#define A5XX_GRAS_SU_CNTL_MSAA_ENABLE 0x00002000
#define REG_A5XX_GRAS_SU_POINT_MINMAX 0x0000e091
#define A5XX_GRAS_SU_POINT_MINMAX_MIN__MASK 0x0000ffff
#define A5XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT 0
static inline uint32_t A5XX_GRAS_SU_POINT_MINMAX_MIN(float val)
{
return ((((uint32_t)(val * 16.0))) << A5XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT) & A5XX_GRAS_SU_POINT_MINMAX_MIN__MASK;
}
#define A5XX_GRAS_SU_POINT_MINMAX_MAX__MASK 0xffff0000
#define A5XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT 16
static inline uint32_t A5XX_GRAS_SU_POINT_MINMAX_MAX(float val)
{
return ((((uint32_t)(val * 16.0))) << A5XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT) & A5XX_GRAS_SU_POINT_MINMAX_MAX__MASK;
}
#define REG_A5XX_GRAS_SU_POINT_SIZE 0x0000e092
#define A5XX_GRAS_SU_POINT_SIZE__MASK 0xffffffff
#define A5XX_GRAS_SU_POINT_SIZE__SHIFT 0
static inline uint32_t A5XX_GRAS_SU_POINT_SIZE(float val)
{
return ((((int32_t)(val * 16.0))) << A5XX_GRAS_SU_POINT_SIZE__SHIFT) & A5XX_GRAS_SU_POINT_SIZE__MASK;
}
#define REG_A5XX_UNKNOWN_E093 0x0000e093
#define REG_A5XX_GRAS_SU_DEPTH_PLANE_CNTL 0x0000e094
#define A5XX_GRAS_SU_DEPTH_PLANE_CNTL_ALPHA_TEST_ENABLE 0x00000001
#define REG_A5XX_GRAS_SU_POLY_OFFSET_SCALE 0x0000e095
#define A5XX_GRAS_SU_POLY_OFFSET_SCALE__MASK 0xffffffff
#define A5XX_GRAS_SU_POLY_OFFSET_SCALE__SHIFT 0
static inline uint32_t A5XX_GRAS_SU_POLY_OFFSET_SCALE(float val)
{
return ((fui(val)) << A5XX_GRAS_SU_POLY_OFFSET_SCALE__SHIFT) & A5XX_GRAS_SU_POLY_OFFSET_SCALE__MASK;
}
#define REG_A5XX_GRAS_SU_POLY_OFFSET_OFFSET 0x0000e096
#define A5XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK 0xffffffff
#define A5XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT 0
static inline uint32_t A5XX_GRAS_SU_POLY_OFFSET_OFFSET(float val)
{
return ((fui(val)) << A5XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT) & A5XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK;
}
#define REG_A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP 0x0000e097
#define A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__MASK 0xffffffff
#define A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__SHIFT 0
static inline uint32_t A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP(float val)
{
return ((fui(val)) << A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__SHIFT) & A5XX_GRAS_SU_POLY_OFFSET_OFFSET_CLAMP__MASK;
}
#define REG_A5XX_GRAS_SU_DEPTH_BUFFER_INFO 0x0000e098
#define A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK 0x00000007
#define A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT 0
static inline uint32_t A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT(enum a5xx_depth_format val)
{
return ((val) << A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT) & A5XX_GRAS_SU_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK;
}
#define REG_A5XX_GRAS_SU_CONSERVATIVE_RAS_CNTL 0x0000e099
#define REG_A5XX_GRAS_SC_CNTL 0x0000e0a0
#define A5XX_GRAS_SC_CNTL_SAMPLES_PASSED 0x00008000
#define REG_A5XX_GRAS_SC_BIN_CNTL 0x0000e0a1
#define REG_A5XX_GRAS_SC_RAS_MSAA_CNTL 0x0000e0a2
#define A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__MASK 0x00000003
#define A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__SHIFT 0
static inline uint32_t A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
return ((val) << A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_GRAS_SC_RAS_MSAA_CNTL_SAMPLES__MASK;
}
#define REG_A5XX_GRAS_SC_DEST_MSAA_CNTL 0x0000e0a3
#define A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__MASK 0x00000003
#define A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__SHIFT 0
static inline uint32_t A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
return ((val) << A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_GRAS_SC_DEST_MSAA_CNTL_SAMPLES__MASK;
}
#define A5XX_GRAS_SC_DEST_MSAA_CNTL_MSAA_DISABLE 0x00000004
#define REG_A5XX_GRAS_SC_SCREEN_SCISSOR_CNTL 0x0000e0a4
#define REG_A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0 0x0000e0aa
#define A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_WINDOW_OFFSET_DISABLE 0x80000000
#define A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__MASK 0x00007fff
#define A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__SHIFT 0
static inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X__MASK;
}
#define A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__MASK 0x7fff0000
#define A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__SHIFT 16
static inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y__MASK;
}
#define REG_A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0 0x0000e0ab
#define A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_WINDOW_OFFSET_DISABLE 0x80000000
#define A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__MASK 0x00007fff
#define A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__SHIFT 0
static inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_X__MASK;
}
#define A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__MASK 0x7fff0000
#define A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__SHIFT 16
static inline uint32_t A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__SHIFT) & A5XX_GRAS_SC_SCREEN_SCISSOR_BR_0_Y__MASK;
}
#define REG_A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0 0x0000e0ca
#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_WINDOW_OFFSET_DISABLE 0x80000000
#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__MASK 0x00007fff
#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__SHIFT 0
static inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X__MASK;
}
#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__MASK 0x7fff0000
#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__SHIFT 16
static inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y__MASK;
}
#define REG_A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0 0x0000e0cb
#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_WINDOW_OFFSET_DISABLE 0x80000000
#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__MASK 0x00007fff
#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__SHIFT 0
static inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_X__MASK;
}
#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__MASK 0x7fff0000
#define A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__SHIFT 16
static inline uint32_t A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__SHIFT) & A5XX_GRAS_SC_VIEWPORT_SCISSOR_BR_0_Y__MASK;
}
#define REG_A5XX_GRAS_SC_WINDOW_SCISSOR_TL 0x0000e0ea
#define A5XX_GRAS_SC_WINDOW_SCISSOR_TL_WINDOW_OFFSET_DISABLE 0x80000000
#define A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK 0x00007fff
#define A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT 0
static inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK;
}
#define A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK 0x7fff0000
#define A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT 16
static inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK;
}
#define REG_A5XX_GRAS_SC_WINDOW_SCISSOR_BR 0x0000e0eb
#define A5XX_GRAS_SC_WINDOW_SCISSOR_BR_WINDOW_OFFSET_DISABLE 0x80000000
#define A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK 0x00007fff
#define A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT 0
static inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK;
}
#define A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK 0x7fff0000
#define A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT 16
static inline uint32_t A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(uint32_t val)
{
return ((val) << A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT) & A5XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK;
}
#define REG_A5XX_GRAS_LRZ_CNTL 0x0000e100
#define REG_A5XX_GRAS_LRZ_BUFFER_BASE_LO 0x0000e101
#define REG_A5XX_GRAS_LRZ_BUFFER_BASE_HI 0x0000e102
#define REG_A5XX_GRAS_LRZ_BUFFER_PITCH 0x0000e103
#define REG_A5XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_LO 0x0000e104
#define REG_A5XX_GRAS_LRZ_FAST_CLEAR_BUFFER_BASE_HI 0x0000e105
#define REG_A5XX_RB_CNTL 0x0000e140
#define A5XX_RB_CNTL_WIDTH__MASK 0x000000ff
#define A5XX_RB_CNTL_WIDTH__SHIFT 0
static inline uint32_t A5XX_RB_CNTL_WIDTH(uint32_t val)
{
return ((val >> 5) << A5XX_RB_CNTL_WIDTH__SHIFT) & A5XX_RB_CNTL_WIDTH__MASK;
}
#define A5XX_RB_CNTL_HEIGHT__MASK 0x0001fe00
#define A5XX_RB_CNTL_HEIGHT__SHIFT 9
static inline uint32_t A5XX_RB_CNTL_HEIGHT(uint32_t val)
{
return ((val >> 5) << A5XX_RB_CNTL_HEIGHT__SHIFT) & A5XX_RB_CNTL_HEIGHT__MASK;
}
#define A5XX_RB_CNTL_BYPASS 0x00020000
#define REG_A5XX_RB_RENDER_CNTL 0x0000e141
#define A5XX_RB_RENDER_CNTL_SAMPLES_PASSED 0x00000040
#define A5XX_RB_RENDER_CNTL_FLAG_DEPTH 0x00004000
#define A5XX_RB_RENDER_CNTL_FLAG_DEPTH2 0x00008000
#define A5XX_RB_RENDER_CNTL_FLAG_MRTS__MASK 0x00ff0000
#define A5XX_RB_RENDER_CNTL_FLAG_MRTS__SHIFT 16
static inline uint32_t A5XX_RB_RENDER_CNTL_FLAG_MRTS(uint32_t val)
{
return ((val) << A5XX_RB_RENDER_CNTL_FLAG_MRTS__SHIFT) & A5XX_RB_RENDER_CNTL_FLAG_MRTS__MASK;
}
#define A5XX_RB_RENDER_CNTL_FLAG_MRTS2__MASK 0xff000000
#define A5XX_RB_RENDER_CNTL_FLAG_MRTS2__SHIFT 24
static inline uint32_t A5XX_RB_RENDER_CNTL_FLAG_MRTS2(uint32_t val)
{
return ((val) << A5XX_RB_RENDER_CNTL_FLAG_MRTS2__SHIFT) & A5XX_RB_RENDER_CNTL_FLAG_MRTS2__MASK;
}
#define REG_A5XX_RB_RAS_MSAA_CNTL 0x0000e142
#define A5XX_RB_RAS_MSAA_CNTL_SAMPLES__MASK 0x00000003
#define A5XX_RB_RAS_MSAA_CNTL_SAMPLES__SHIFT 0
static inline uint32_t A5XX_RB_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
return ((val) << A5XX_RB_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_RB_RAS_MSAA_CNTL_SAMPLES__MASK;
}
#define REG_A5XX_RB_DEST_MSAA_CNTL 0x0000e143
#define A5XX_RB_DEST_MSAA_CNTL_SAMPLES__MASK 0x00000003
#define A5XX_RB_DEST_MSAA_CNTL_SAMPLES__SHIFT 0
static inline uint32_t A5XX_RB_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
return ((val) << A5XX_RB_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_RB_DEST_MSAA_CNTL_SAMPLES__MASK;
}
#define A5XX_RB_DEST_MSAA_CNTL_MSAA_DISABLE 0x00000004
#define REG_A5XX_RB_RENDER_CONTROL0 0x0000e144
#define A5XX_RB_RENDER_CONTROL0_VARYING 0x00000001
#define A5XX_RB_RENDER_CONTROL0_XCOORD 0x00000040
#define A5XX_RB_RENDER_CONTROL0_YCOORD 0x00000080
#define A5XX_RB_RENDER_CONTROL0_ZCOORD 0x00000100
#define A5XX_RB_RENDER_CONTROL0_WCOORD 0x00000200
#define REG_A5XX_RB_RENDER_CONTROL1 0x0000e145
#define A5XX_RB_RENDER_CONTROL1_FACENESS 0x00000002
#define REG_A5XX_RB_FS_OUTPUT_CNTL 0x0000e146
#define A5XX_RB_FS_OUTPUT_CNTL_MRT__MASK 0x0000000f
#define A5XX_RB_FS_OUTPUT_CNTL_MRT__SHIFT 0
static inline uint32_t A5XX_RB_FS_OUTPUT_CNTL_MRT(uint32_t val)
{
return ((val) << A5XX_RB_FS_OUTPUT_CNTL_MRT__SHIFT) & A5XX_RB_FS_OUTPUT_CNTL_MRT__MASK;
}
#define A5XX_RB_FS_OUTPUT_CNTL_FRAG_WRITES_Z 0x00000020
#define REG_A5XX_RB_RENDER_COMPONENTS 0x0000e147
#define A5XX_RB_RENDER_COMPONENTS_RT0__MASK 0x0000000f
#define A5XX_RB_RENDER_COMPONENTS_RT0__SHIFT 0
static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT0(uint32_t val)
{
return ((val) << A5XX_RB_RENDER_COMPONENTS_RT0__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT0__MASK;
}
#define A5XX_RB_RENDER_COMPONENTS_RT1__MASK 0x000000f0
#define A5XX_RB_RENDER_COMPONENTS_RT1__SHIFT 4
static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT1(uint32_t val)
{
return ((val) << A5XX_RB_RENDER_COMPONENTS_RT1__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT1__MASK;
}
#define A5XX_RB_RENDER_COMPONENTS_RT2__MASK 0x00000f00
#define A5XX_RB_RENDER_COMPONENTS_RT2__SHIFT 8
static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT2(uint32_t val)
{
return ((val) << A5XX_RB_RENDER_COMPONENTS_RT2__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT2__MASK;
}
#define A5XX_RB_RENDER_COMPONENTS_RT3__MASK 0x0000f000
#define A5XX_RB_RENDER_COMPONENTS_RT3__SHIFT 12
static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT3(uint32_t val)
{
return ((val) << A5XX_RB_RENDER_COMPONENTS_RT3__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT3__MASK;
}
#define A5XX_RB_RENDER_COMPONENTS_RT4__MASK 0x000f0000
#define A5XX_RB_RENDER_COMPONENTS_RT4__SHIFT 16
static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT4(uint32_t val)
{
return ((val) << A5XX_RB_RENDER_COMPONENTS_RT4__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT4__MASK;
}
#define A5XX_RB_RENDER_COMPONENTS_RT5__MASK 0x00f00000
#define A5XX_RB_RENDER_COMPONENTS_RT5__SHIFT 20
static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT5(uint32_t val)
{
return ((val) << A5XX_RB_RENDER_COMPONENTS_RT5__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT5__MASK;
}
#define A5XX_RB_RENDER_COMPONENTS_RT6__MASK 0x0f000000
#define A5XX_RB_RENDER_COMPONENTS_RT6__SHIFT 24
static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT6(uint32_t val)
{
return ((val) << A5XX_RB_RENDER_COMPONENTS_RT6__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT6__MASK;
}
#define A5XX_RB_RENDER_COMPONENTS_RT7__MASK 0xf0000000
#define A5XX_RB_RENDER_COMPONENTS_RT7__SHIFT 28
static inline uint32_t A5XX_RB_RENDER_COMPONENTS_RT7(uint32_t val)
{
return ((val) << A5XX_RB_RENDER_COMPONENTS_RT7__SHIFT) & A5XX_RB_RENDER_COMPONENTS_RT7__MASK;
}
static inline uint32_t REG_A5XX_RB_MRT(uint32_t i0) { return 0x0000e150 + 0x7*i0; }
static inline uint32_t REG_A5XX_RB_MRT_CONTROL(uint32_t i0) { return 0x0000e150 + 0x7*i0; }
#define A5XX_RB_MRT_CONTROL_BLEND 0x00000001
#define A5XX_RB_MRT_CONTROL_BLEND2 0x00000002
#define A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK 0x00000780
#define A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT 7
static inline uint32_t A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE(uint32_t val)
{
return ((val) << A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT) & A5XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK;
}
static inline uint32_t REG_A5XX_RB_MRT_BLEND_CONTROL(uint32_t i0) { return 0x0000e151 + 0x7*i0; }
#define A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK 0x0000001f
#define A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT 0
static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR(enum adreno_rb_blend_factor val)
{
return ((val) << A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK;
}
#define A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK 0x000000e0
#define A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT 5
static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)
{
return ((val) << A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK;
}
#define A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK 0x00001f00
#define A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT 8
static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR(enum adreno_rb_blend_factor val)
{
return ((val) << A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK;
}
#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK 0x001f0000
#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT 16
static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR(enum adreno_rb_blend_factor val)
{
return ((val) << A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK;
}
#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK 0x00e00000
#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT 21
static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)
{
return ((val) << A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK;
}
#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK 0x1f000000
#define A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT 24
static inline uint32_t A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR(enum adreno_rb_blend_factor val)
{
return ((val) << A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT) & A5XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK;
}
static inline uint32_t REG_A5XX_RB_MRT_BUF_INFO(uint32_t i0) { return 0x0000e152 + 0x7*i0; }
#define A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK 0x000000ff
#define A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT 0
static inline uint32_t A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)
{
return ((val) << A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT) & A5XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK;
}
#define A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK 0x00000300
#define A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT 8
static inline uint32_t A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE(enum a5xx_tile_mode val)
{
return ((val) << A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT) & A5XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK;
}
#define A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK 0x00006000
#define A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT 13
static inline uint32_t A5XX_RB_MRT_BUF_INFO_COLOR_SWAP(enum a3xx_color_swap val)
{
return ((val) << A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT) & A5XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK;
}
#define A5XX_RB_MRT_BUF_INFO_COLOR_SRGB 0x00008000
static inline uint32_t REG_A5XX_RB_MRT_PITCH(uint32_t i0) { return 0x0000e153 + 0x7*i0; }
#define A5XX_RB_MRT_PITCH__MASK 0xffffffff
#define A5XX_RB_MRT_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_MRT_PITCH(uint32_t val)
{
return ((val >> 6) << A5XX_RB_MRT_PITCH__SHIFT) & A5XX_RB_MRT_PITCH__MASK;
}
static inline uint32_t REG_A5XX_RB_MRT_ARRAY_PITCH(uint32_t i0) { return 0x0000e154 + 0x7*i0; }
#define A5XX_RB_MRT_ARRAY_PITCH__MASK 0xffffffff
#define A5XX_RB_MRT_ARRAY_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_MRT_ARRAY_PITCH(uint32_t val)
{
return ((val >> 6) << A5XX_RB_MRT_ARRAY_PITCH__SHIFT) & A5XX_RB_MRT_ARRAY_PITCH__MASK;
}
static inline uint32_t REG_A5XX_RB_MRT_BASE_LO(uint32_t i0) { return 0x0000e155 + 0x7*i0; }
static inline uint32_t REG_A5XX_RB_MRT_BASE_HI(uint32_t i0) { return 0x0000e156 + 0x7*i0; }
#define REG_A5XX_RB_BLEND_RED 0x0000e1a0
#define A5XX_RB_BLEND_RED_UINT__MASK 0x000000ff
#define A5XX_RB_BLEND_RED_UINT__SHIFT 0
static inline uint32_t A5XX_RB_BLEND_RED_UINT(uint32_t val)
{
return ((val) << A5XX_RB_BLEND_RED_UINT__SHIFT) & A5XX_RB_BLEND_RED_UINT__MASK;
}
#define A5XX_RB_BLEND_RED_SINT__MASK 0x0000ff00
#define A5XX_RB_BLEND_RED_SINT__SHIFT 8
static inline uint32_t A5XX_RB_BLEND_RED_SINT(uint32_t val)
{
return ((val) << A5XX_RB_BLEND_RED_SINT__SHIFT) & A5XX_RB_BLEND_RED_SINT__MASK;
}
#define A5XX_RB_BLEND_RED_FLOAT__MASK 0xffff0000
#define A5XX_RB_BLEND_RED_FLOAT__SHIFT 16
static inline uint32_t A5XX_RB_BLEND_RED_FLOAT(float val)
{
return ((util_float_to_half(val)) << A5XX_RB_BLEND_RED_FLOAT__SHIFT) & A5XX_RB_BLEND_RED_FLOAT__MASK;
}
#define REG_A5XX_RB_BLEND_RED_F32 0x0000e1a1
#define A5XX_RB_BLEND_RED_F32__MASK 0xffffffff
#define A5XX_RB_BLEND_RED_F32__SHIFT 0
static inline uint32_t A5XX_RB_BLEND_RED_F32(float val)
{
return ((fui(val)) << A5XX_RB_BLEND_RED_F32__SHIFT) & A5XX_RB_BLEND_RED_F32__MASK;
}
#define REG_A5XX_RB_BLEND_GREEN 0x0000e1a2
#define A5XX_RB_BLEND_GREEN_UINT__MASK 0x000000ff
#define A5XX_RB_BLEND_GREEN_UINT__SHIFT 0
static inline uint32_t A5XX_RB_BLEND_GREEN_UINT(uint32_t val)
{
return ((val) << A5XX_RB_BLEND_GREEN_UINT__SHIFT) & A5XX_RB_BLEND_GREEN_UINT__MASK;
}
#define A5XX_RB_BLEND_GREEN_SINT__MASK 0x0000ff00
#define A5XX_RB_BLEND_GREEN_SINT__SHIFT 8
static inline uint32_t A5XX_RB_BLEND_GREEN_SINT(uint32_t val)
{
return ((val) << A5XX_RB_BLEND_GREEN_SINT__SHIFT) & A5XX_RB_BLEND_GREEN_SINT__MASK;
}
#define A5XX_RB_BLEND_GREEN_FLOAT__MASK 0xffff0000
#define A5XX_RB_BLEND_GREEN_FLOAT__SHIFT 16
static inline uint32_t A5XX_RB_BLEND_GREEN_FLOAT(float val)
{
return ((util_float_to_half(val)) << A5XX_RB_BLEND_GREEN_FLOAT__SHIFT) & A5XX_RB_BLEND_GREEN_FLOAT__MASK;
}
#define REG_A5XX_RB_BLEND_GREEN_F32 0x0000e1a3
#define A5XX_RB_BLEND_GREEN_F32__MASK 0xffffffff
#define A5XX_RB_BLEND_GREEN_F32__SHIFT 0
static inline uint32_t A5XX_RB_BLEND_GREEN_F32(float val)
{
return ((fui(val)) << A5XX_RB_BLEND_GREEN_F32__SHIFT) & A5XX_RB_BLEND_GREEN_F32__MASK;
}
#define REG_A5XX_RB_BLEND_BLUE 0x0000e1a4
#define A5XX_RB_BLEND_BLUE_UINT__MASK 0x000000ff
#define A5XX_RB_BLEND_BLUE_UINT__SHIFT 0
static inline uint32_t A5XX_RB_BLEND_BLUE_UINT(uint32_t val)
{
return ((val) << A5XX_RB_BLEND_BLUE_UINT__SHIFT) & A5XX_RB_BLEND_BLUE_UINT__MASK;
}
#define A5XX_RB_BLEND_BLUE_SINT__MASK 0x0000ff00
#define A5XX_RB_BLEND_BLUE_SINT__SHIFT 8
static inline uint32_t A5XX_RB_BLEND_BLUE_SINT(uint32_t val)
{
return ((val) << A5XX_RB_BLEND_BLUE_SINT__SHIFT) & A5XX_RB_BLEND_BLUE_SINT__MASK;
}
#define A5XX_RB_BLEND_BLUE_FLOAT__MASK 0xffff0000
#define A5XX_RB_BLEND_BLUE_FLOAT__SHIFT 16
static inline uint32_t A5XX_RB_BLEND_BLUE_FLOAT(float val)
{
return ((util_float_to_half(val)) << A5XX_RB_BLEND_BLUE_FLOAT__SHIFT) & A5XX_RB_BLEND_BLUE_FLOAT__MASK;
}
#define REG_A5XX_RB_BLEND_BLUE_F32 0x0000e1a5
#define A5XX_RB_BLEND_BLUE_F32__MASK 0xffffffff
#define A5XX_RB_BLEND_BLUE_F32__SHIFT 0
static inline uint32_t A5XX_RB_BLEND_BLUE_F32(float val)
{
return ((fui(val)) << A5XX_RB_BLEND_BLUE_F32__SHIFT) & A5XX_RB_BLEND_BLUE_F32__MASK;
}
#define REG_A5XX_RB_BLEND_ALPHA 0x0000e1a6
#define A5XX_RB_BLEND_ALPHA_UINT__MASK 0x000000ff
#define A5XX_RB_BLEND_ALPHA_UINT__SHIFT 0
static inline uint32_t A5XX_RB_BLEND_ALPHA_UINT(uint32_t val)
{
return ((val) << A5XX_RB_BLEND_ALPHA_UINT__SHIFT) & A5XX_RB_BLEND_ALPHA_UINT__MASK;
}
#define A5XX_RB_BLEND_ALPHA_SINT__MASK 0x0000ff00
#define A5XX_RB_BLEND_ALPHA_SINT__SHIFT 8
static inline uint32_t A5XX_RB_BLEND_ALPHA_SINT(uint32_t val)
{
return ((val) << A5XX_RB_BLEND_ALPHA_SINT__SHIFT) & A5XX_RB_BLEND_ALPHA_SINT__MASK;
}
#define A5XX_RB_BLEND_ALPHA_FLOAT__MASK 0xffff0000
#define A5XX_RB_BLEND_ALPHA_FLOAT__SHIFT 16
static inline uint32_t A5XX_RB_BLEND_ALPHA_FLOAT(float val)
{
return ((util_float_to_half(val)) << A5XX_RB_BLEND_ALPHA_FLOAT__SHIFT) & A5XX_RB_BLEND_ALPHA_FLOAT__MASK;
}
#define REG_A5XX_RB_BLEND_ALPHA_F32 0x0000e1a7
#define A5XX_RB_BLEND_ALPHA_F32__MASK 0xffffffff
#define A5XX_RB_BLEND_ALPHA_F32__SHIFT 0
static inline uint32_t A5XX_RB_BLEND_ALPHA_F32(float val)
{
return ((fui(val)) << A5XX_RB_BLEND_ALPHA_F32__SHIFT) & A5XX_RB_BLEND_ALPHA_F32__MASK;
}
#define REG_A5XX_RB_ALPHA_CONTROL 0x0000e1a8
#define A5XX_RB_ALPHA_CONTROL_ALPHA_REF__MASK 0x000000ff
#define A5XX_RB_ALPHA_CONTROL_ALPHA_REF__SHIFT 0
static inline uint32_t A5XX_RB_ALPHA_CONTROL_ALPHA_REF(uint32_t val)
{
return ((val) << A5XX_RB_ALPHA_CONTROL_ALPHA_REF__SHIFT) & A5XX_RB_ALPHA_CONTROL_ALPHA_REF__MASK;
}
#define A5XX_RB_ALPHA_CONTROL_ALPHA_TEST 0x00000100
#define A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__MASK 0x00000e00
#define A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__SHIFT 9
static inline uint32_t A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC(enum adreno_compare_func val)
{
return ((val) << A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__SHIFT) & A5XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC__MASK;
}
#define REG_A5XX_RB_BLEND_CNTL 0x0000e1a9
#define A5XX_RB_BLEND_CNTL_ENABLE_BLEND__MASK 0x000000ff
#define A5XX_RB_BLEND_CNTL_ENABLE_BLEND__SHIFT 0
static inline uint32_t A5XX_RB_BLEND_CNTL_ENABLE_BLEND(uint32_t val)
{
return ((val) << A5XX_RB_BLEND_CNTL_ENABLE_BLEND__SHIFT) & A5XX_RB_BLEND_CNTL_ENABLE_BLEND__MASK;
}
#define A5XX_RB_BLEND_CNTL_INDEPENDENT_BLEND 0x00000100
#define A5XX_RB_BLEND_CNTL_SAMPLE_MASK__MASK 0xffff0000
#define A5XX_RB_BLEND_CNTL_SAMPLE_MASK__SHIFT 16
static inline uint32_t A5XX_RB_BLEND_CNTL_SAMPLE_MASK(uint32_t val)
{
return ((val) << A5XX_RB_BLEND_CNTL_SAMPLE_MASK__SHIFT) & A5XX_RB_BLEND_CNTL_SAMPLE_MASK__MASK;
}
#define REG_A5XX_RB_DEPTH_PLANE_CNTL 0x0000e1b0
#define A5XX_RB_DEPTH_PLANE_CNTL_FRAG_WRITES_Z 0x00000001
#define REG_A5XX_RB_DEPTH_CNTL 0x0000e1b1
#define A5XX_RB_DEPTH_CNTL_Z_ENABLE 0x00000001
#define A5XX_RB_DEPTH_CNTL_Z_WRITE_ENABLE 0x00000002
#define A5XX_RB_DEPTH_CNTL_ZFUNC__MASK 0x0000001c
#define A5XX_RB_DEPTH_CNTL_ZFUNC__SHIFT 2
static inline uint32_t A5XX_RB_DEPTH_CNTL_ZFUNC(enum adreno_compare_func val)
{
return ((val) << A5XX_RB_DEPTH_CNTL_ZFUNC__SHIFT) & A5XX_RB_DEPTH_CNTL_ZFUNC__MASK;
}
#define A5XX_RB_DEPTH_CNTL_Z_TEST_ENABLE 0x00000040
#define REG_A5XX_RB_DEPTH_BUFFER_INFO 0x0000e1b2
#define A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK 0x00000007
#define A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT 0
static inline uint32_t A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT(enum a5xx_depth_format val)
{
return ((val) << A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__SHIFT) & A5XX_RB_DEPTH_BUFFER_INFO_DEPTH_FORMAT__MASK;
}
#define REG_A5XX_RB_DEPTH_BUFFER_BASE_LO 0x0000e1b3
#define REG_A5XX_RB_DEPTH_BUFFER_BASE_HI 0x0000e1b4
#define REG_A5XX_RB_DEPTH_BUFFER_PITCH 0x0000e1b5
#define A5XX_RB_DEPTH_BUFFER_PITCH__MASK 0xffffffff
#define A5XX_RB_DEPTH_BUFFER_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_DEPTH_BUFFER_PITCH(uint32_t val)
{
return ((val >> 5) << A5XX_RB_DEPTH_BUFFER_PITCH__SHIFT) & A5XX_RB_DEPTH_BUFFER_PITCH__MASK;
}
#define REG_A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH 0x0000e1b6
#define A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__MASK 0xffffffff
#define A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH(uint32_t val)
{
return ((val >> 5) << A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__SHIFT) & A5XX_RB_DEPTH_BUFFER_ARRAY_PITCH__MASK;
}
#define REG_A5XX_RB_STENCIL_CONTROL 0x0000e1c0
#define A5XX_RB_STENCIL_CONTROL_STENCIL_ENABLE 0x00000001
#define A5XX_RB_STENCIL_CONTROL_STENCIL_ENABLE_BF 0x00000002
#define A5XX_RB_STENCIL_CONTROL_STENCIL_READ 0x00000004
#define A5XX_RB_STENCIL_CONTROL_FUNC__MASK 0x00000700
#define A5XX_RB_STENCIL_CONTROL_FUNC__SHIFT 8
static inline uint32_t A5XX_RB_STENCIL_CONTROL_FUNC(enum adreno_compare_func val)
{
return ((val) << A5XX_RB_STENCIL_CONTROL_FUNC__SHIFT) & A5XX_RB_STENCIL_CONTROL_FUNC__MASK;
}
#define A5XX_RB_STENCIL_CONTROL_FAIL__MASK 0x00003800
#define A5XX_RB_STENCIL_CONTROL_FAIL__SHIFT 11
static inline uint32_t A5XX_RB_STENCIL_CONTROL_FAIL(enum adreno_stencil_op val)
{
return ((val) << A5XX_RB_STENCIL_CONTROL_FAIL__SHIFT) & A5XX_RB_STENCIL_CONTROL_FAIL__MASK;
}
#define A5XX_RB_STENCIL_CONTROL_ZPASS__MASK 0x0001c000
#define A5XX_RB_STENCIL_CONTROL_ZPASS__SHIFT 14
static inline uint32_t A5XX_RB_STENCIL_CONTROL_ZPASS(enum adreno_stencil_op val)
{
return ((val) << A5XX_RB_STENCIL_CONTROL_ZPASS__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZPASS__MASK;
}
#define A5XX_RB_STENCIL_CONTROL_ZFAIL__MASK 0x000e0000
#define A5XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT 17
static inline uint32_t A5XX_RB_STENCIL_CONTROL_ZFAIL(enum adreno_stencil_op val)
{
return ((val) << A5XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZFAIL__MASK;
}
#define A5XX_RB_STENCIL_CONTROL_FUNC_BF__MASK 0x00700000
#define A5XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT 20
static inline uint32_t A5XX_RB_STENCIL_CONTROL_FUNC_BF(enum adreno_compare_func val)
{
return ((val) << A5XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_FUNC_BF__MASK;
}
#define A5XX_RB_STENCIL_CONTROL_FAIL_BF__MASK 0x03800000
#define A5XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT 23
static inline uint32_t A5XX_RB_STENCIL_CONTROL_FAIL_BF(enum adreno_stencil_op val)
{
return ((val) << A5XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_FAIL_BF__MASK;
}
#define A5XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK 0x1c000000
#define A5XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT 26
static inline uint32_t A5XX_RB_STENCIL_CONTROL_ZPASS_BF(enum adreno_stencil_op val)
{
return ((val) << A5XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK;
}
#define A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK 0xe0000000
#define A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT 29
static inline uint32_t A5XX_RB_STENCIL_CONTROL_ZFAIL_BF(enum adreno_stencil_op val)
{
return ((val) << A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT) & A5XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK;
}
#define REG_A5XX_RB_STENCIL_INFO 0x0000e1c1
#define A5XX_RB_STENCIL_INFO_SEPARATE_STENCIL 0x00000001
#define REG_A5XX_RB_STENCIL_BASE_LO 0x0000e1c2
#define REG_A5XX_RB_STENCIL_BASE_HI 0x0000e1c3
#define REG_A5XX_RB_STENCIL_PITCH 0x0000e1c4
#define A5XX_RB_STENCIL_PITCH__MASK 0xffffffff
#define A5XX_RB_STENCIL_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_STENCIL_PITCH(uint32_t val)
{
return ((val >> 6) << A5XX_RB_STENCIL_PITCH__SHIFT) & A5XX_RB_STENCIL_PITCH__MASK;
}
#define REG_A5XX_RB_STENCIL_ARRAY_PITCH 0x0000e1c5
#define A5XX_RB_STENCIL_ARRAY_PITCH__MASK 0xffffffff
#define A5XX_RB_STENCIL_ARRAY_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_STENCIL_ARRAY_PITCH(uint32_t val)
{
return ((val >> 6) << A5XX_RB_STENCIL_ARRAY_PITCH__SHIFT) & A5XX_RB_STENCIL_ARRAY_PITCH__MASK;
}
#define REG_A5XX_RB_STENCILREFMASK 0x0000e1c6
#define A5XX_RB_STENCILREFMASK_STENCILREF__MASK 0x000000ff
#define A5XX_RB_STENCILREFMASK_STENCILREF__SHIFT 0
static inline uint32_t A5XX_RB_STENCILREFMASK_STENCILREF(uint32_t val)
{
return ((val) << A5XX_RB_STENCILREFMASK_STENCILREF__SHIFT) & A5XX_RB_STENCILREFMASK_STENCILREF__MASK;
}
#define A5XX_RB_STENCILREFMASK_STENCILMASK__MASK 0x0000ff00
#define A5XX_RB_STENCILREFMASK_STENCILMASK__SHIFT 8
static inline uint32_t A5XX_RB_STENCILREFMASK_STENCILMASK(uint32_t val)
{
return ((val) << A5XX_RB_STENCILREFMASK_STENCILMASK__SHIFT) & A5XX_RB_STENCILREFMASK_STENCILMASK__MASK;
}
#define A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK 0x00ff0000
#define A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT 16
static inline uint32_t A5XX_RB_STENCILREFMASK_STENCILWRITEMASK(uint32_t val)
{
return ((val) << A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT) & A5XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK;
}
#define REG_A5XX_UNKNOWN_E1C7 0x0000e1c7
#define REG_A5XX_RB_WINDOW_OFFSET 0x0000e1d0
#define A5XX_RB_WINDOW_OFFSET_WINDOW_OFFSET_DISABLE 0x80000000
#define A5XX_RB_WINDOW_OFFSET_X__MASK 0x00007fff
#define A5XX_RB_WINDOW_OFFSET_X__SHIFT 0
static inline uint32_t A5XX_RB_WINDOW_OFFSET_X(uint32_t val)
{
return ((val) << A5XX_RB_WINDOW_OFFSET_X__SHIFT) & A5XX_RB_WINDOW_OFFSET_X__MASK;
}
#define A5XX_RB_WINDOW_OFFSET_Y__MASK 0x7fff0000
#define A5XX_RB_WINDOW_OFFSET_Y__SHIFT 16
static inline uint32_t A5XX_RB_WINDOW_OFFSET_Y(uint32_t val)
{
return ((val) << A5XX_RB_WINDOW_OFFSET_Y__SHIFT) & A5XX_RB_WINDOW_OFFSET_Y__MASK;
}
#define REG_A5XX_RB_BLIT_CNTL 0x0000e210
#define A5XX_RB_BLIT_CNTL_BUF__MASK 0x0000003f
#define A5XX_RB_BLIT_CNTL_BUF__SHIFT 0
static inline uint32_t A5XX_RB_BLIT_CNTL_BUF(enum a5xx_blit_buf val)
{
return ((val) << A5XX_RB_BLIT_CNTL_BUF__SHIFT) & A5XX_RB_BLIT_CNTL_BUF__MASK;
}
#define REG_A5XX_RB_RESOLVE_CNTL_1 0x0000e211
#define A5XX_RB_RESOLVE_CNTL_1_WINDOW_OFFSET_DISABLE 0x80000000
#define A5XX_RB_RESOLVE_CNTL_1_X__MASK 0x00007fff
#define A5XX_RB_RESOLVE_CNTL_1_X__SHIFT 0
static inline uint32_t A5XX_RB_RESOLVE_CNTL_1_X(uint32_t val)
{
return ((val) << A5XX_RB_RESOLVE_CNTL_1_X__SHIFT) & A5XX_RB_RESOLVE_CNTL_1_X__MASK;
}
#define A5XX_RB_RESOLVE_CNTL_1_Y__MASK 0x7fff0000
#define A5XX_RB_RESOLVE_CNTL_1_Y__SHIFT 16
static inline uint32_t A5XX_RB_RESOLVE_CNTL_1_Y(uint32_t val)
{
return ((val) << A5XX_RB_RESOLVE_CNTL_1_Y__SHIFT) & A5XX_RB_RESOLVE_CNTL_1_Y__MASK;
}
#define REG_A5XX_RB_RESOLVE_CNTL_2 0x0000e212
#define A5XX_RB_RESOLVE_CNTL_2_WINDOW_OFFSET_DISABLE 0x80000000
#define A5XX_RB_RESOLVE_CNTL_2_X__MASK 0x00007fff
#define A5XX_RB_RESOLVE_CNTL_2_X__SHIFT 0
static inline uint32_t A5XX_RB_RESOLVE_CNTL_2_X(uint32_t val)
{
return ((val) << A5XX_RB_RESOLVE_CNTL_2_X__SHIFT) & A5XX_RB_RESOLVE_CNTL_2_X__MASK;
}
#define A5XX_RB_RESOLVE_CNTL_2_Y__MASK 0x7fff0000
#define A5XX_RB_RESOLVE_CNTL_2_Y__SHIFT 16
static inline uint32_t A5XX_RB_RESOLVE_CNTL_2_Y(uint32_t val)
{
return ((val) << A5XX_RB_RESOLVE_CNTL_2_Y__SHIFT) & A5XX_RB_RESOLVE_CNTL_2_Y__MASK;
}
#define REG_A5XX_RB_RESOLVE_CNTL_3 0x0000e213
#define REG_A5XX_RB_BLIT_DST_LO 0x0000e214
#define REG_A5XX_RB_BLIT_DST_HI 0x0000e215
#define REG_A5XX_RB_BLIT_DST_PITCH 0x0000e216
#define A5XX_RB_BLIT_DST_PITCH__MASK 0xffffffff
#define A5XX_RB_BLIT_DST_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_BLIT_DST_PITCH(uint32_t val)
{
return ((val >> 6) << A5XX_RB_BLIT_DST_PITCH__SHIFT) & A5XX_RB_BLIT_DST_PITCH__MASK;
}
#define REG_A5XX_RB_BLIT_DST_ARRAY_PITCH 0x0000e217
#define A5XX_RB_BLIT_DST_ARRAY_PITCH__MASK 0xffffffff
#define A5XX_RB_BLIT_DST_ARRAY_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_BLIT_DST_ARRAY_PITCH(uint32_t val)
{
return ((val >> 6) << A5XX_RB_BLIT_DST_ARRAY_PITCH__SHIFT) & A5XX_RB_BLIT_DST_ARRAY_PITCH__MASK;
}
#define REG_A5XX_RB_CLEAR_COLOR_DW0 0x0000e218
#define REG_A5XX_RB_CLEAR_COLOR_DW1 0x0000e219
#define REG_A5XX_RB_CLEAR_COLOR_DW2 0x0000e21a
#define REG_A5XX_RB_CLEAR_COLOR_DW3 0x0000e21b
#define REG_A5XX_RB_CLEAR_CNTL 0x0000e21c
#define A5XX_RB_CLEAR_CNTL_FAST_CLEAR 0x00000002
#define A5XX_RB_CLEAR_CNTL_MASK__MASK 0x000000f0
#define A5XX_RB_CLEAR_CNTL_MASK__SHIFT 4
static inline uint32_t A5XX_RB_CLEAR_CNTL_MASK(uint32_t val)
{
return ((val) << A5XX_RB_CLEAR_CNTL_MASK__SHIFT) & A5XX_RB_CLEAR_CNTL_MASK__MASK;
}
#define REG_A5XX_RB_DEPTH_FLAG_BUFFER_BASE_LO 0x0000e240
#define REG_A5XX_RB_DEPTH_FLAG_BUFFER_BASE_HI 0x0000e241
#define REG_A5XX_RB_DEPTH_FLAG_BUFFER_PITCH 0x0000e242
static inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER(uint32_t i0) { return 0x0000e243 + 0x4*i0; }
static inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_ADDR_LO(uint32_t i0) { return 0x0000e243 + 0x4*i0; }
static inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_ADDR_HI(uint32_t i0) { return 0x0000e244 + 0x4*i0; }
static inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_PITCH(uint32_t i0) { return 0x0000e245 + 0x4*i0; }
#define A5XX_RB_MRT_FLAG_BUFFER_PITCH__MASK 0xffffffff
#define A5XX_RB_MRT_FLAG_BUFFER_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_MRT_FLAG_BUFFER_PITCH(uint32_t val)
{
return ((val >> 6) << A5XX_RB_MRT_FLAG_BUFFER_PITCH__SHIFT) & A5XX_RB_MRT_FLAG_BUFFER_PITCH__MASK;
}
static inline uint32_t REG_A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH(uint32_t i0) { return 0x0000e246 + 0x4*i0; }
#define A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__MASK 0xffffffff
#define A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH(uint32_t val)
{
return ((val >> 6) << A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__SHIFT) & A5XX_RB_MRT_FLAG_BUFFER_ARRAY_PITCH__MASK;
}
#define REG_A5XX_RB_BLIT_FLAG_DST_LO 0x0000e263
#define REG_A5XX_RB_BLIT_FLAG_DST_HI 0x0000e264
#define REG_A5XX_RB_BLIT_FLAG_DST_PITCH 0x0000e265
#define A5XX_RB_BLIT_FLAG_DST_PITCH__MASK 0xffffffff
#define A5XX_RB_BLIT_FLAG_DST_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_BLIT_FLAG_DST_PITCH(uint32_t val)
{
return ((val >> 6) << A5XX_RB_BLIT_FLAG_DST_PITCH__SHIFT) & A5XX_RB_BLIT_FLAG_DST_PITCH__MASK;
}
#define REG_A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH 0x0000e266
#define A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__MASK 0xffffffff
#define A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__SHIFT 0
static inline uint32_t A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH(uint32_t val)
{
return ((val >> 6) << A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__SHIFT) & A5XX_RB_BLIT_FLAG_DST_ARRAY_PITCH__MASK;
}
#define REG_A5XX_VPC_CNTL_0 0x0000e280
#define A5XX_VPC_CNTL_0_STRIDE_IN_VPC__MASK 0x0000007f
#define A5XX_VPC_CNTL_0_STRIDE_IN_VPC__SHIFT 0
static inline uint32_t A5XX_VPC_CNTL_0_STRIDE_IN_VPC(uint32_t val)
{
return ((val) << A5XX_VPC_CNTL_0_STRIDE_IN_VPC__SHIFT) & A5XX_VPC_CNTL_0_STRIDE_IN_VPC__MASK;
}
#define A5XX_VPC_CNTL_0_VARYING 0x00000800
static inline uint32_t REG_A5XX_VPC_VARYING_INTERP(uint32_t i0) { return 0x0000e282 + 0x1*i0; }
static inline uint32_t REG_A5XX_VPC_VARYING_INTERP_MODE(uint32_t i0) { return 0x0000e282 + 0x1*i0; }
static inline uint32_t REG_A5XX_VPC_VARYING_PS_REPL(uint32_t i0) { return 0x0000e28a + 0x1*i0; }
static inline uint32_t REG_A5XX_VPC_VARYING_PS_REPL_MODE(uint32_t i0) { return 0x0000e28a + 0x1*i0; }
#define REG_A5XX_UNKNOWN_E292 0x0000e292
#define REG_A5XX_UNKNOWN_E293 0x0000e293
static inline uint32_t REG_A5XX_VPC_VAR(uint32_t i0) { return 0x0000e294 + 0x1*i0; }
static inline uint32_t REG_A5XX_VPC_VAR_DISABLE(uint32_t i0) { return 0x0000e294 + 0x1*i0; }
#define REG_A5XX_VPC_GS_SIV_CNTL 0x0000e298
#define REG_A5XX_UNKNOWN_E29A 0x0000e29a
#define REG_A5XX_VPC_PACK 0x0000e29d
#define A5XX_VPC_PACK_NUMNONPOSVAR__MASK 0x000000ff
#define A5XX_VPC_PACK_NUMNONPOSVAR__SHIFT 0
static inline uint32_t A5XX_VPC_PACK_NUMNONPOSVAR(uint32_t val)
{
return ((val) << A5XX_VPC_PACK_NUMNONPOSVAR__SHIFT) & A5XX_VPC_PACK_NUMNONPOSVAR__MASK;
}
#define REG_A5XX_VPC_FS_PRIMITIVEID_CNTL 0x0000e2a0
#define REG_A5XX_UNKNOWN_E2A1 0x0000e2a1
#define REG_A5XX_VPC_SO_OVERRIDE 0x0000e2a2
#define REG_A5XX_VPC_SO_BUFFER_BASE_LO_0 0x0000e2a7
#define REG_A5XX_VPC_SO_BUFFER_BASE_HI_0 0x0000e2a8
#define REG_A5XX_VPC_SO_BUFFER_SIZE_0 0x0000e2a9
#define REG_A5XX_UNKNOWN_E2AB 0x0000e2ab
#define REG_A5XX_VPC_SO_FLUSH_BASE_LO_0 0x0000e2ac
#define REG_A5XX_VPC_SO_FLUSH_BASE_HI_0 0x0000e2ad
#define REG_A5XX_UNKNOWN_E2AE 0x0000e2ae
#define REG_A5XX_UNKNOWN_E2B2 0x0000e2b2
#define REG_A5XX_UNKNOWN_E2B9 0x0000e2b9
#define REG_A5XX_UNKNOWN_E2C0 0x0000e2c0
#define REG_A5XX_PC_PRIMITIVE_CNTL 0x0000e384
#define A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__MASK 0x0000007f
#define A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__SHIFT 0
static inline uint32_t A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC(uint32_t val)
{
return ((val) << A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__SHIFT) & A5XX_PC_PRIMITIVE_CNTL_STRIDE_IN_VPC__MASK;
}
#define REG_A5XX_PC_PRIM_VTX_CNTL 0x0000e385
#define A5XX_PC_PRIM_VTX_CNTL_PSIZE 0x00000800
#define REG_A5XX_PC_RASTER_CNTL 0x0000e388
#define REG_A5XX_UNKNOWN_E389 0x0000e389
#define REG_A5XX_PC_RESTART_INDEX 0x0000e38c
#define REG_A5XX_UNKNOWN_E38D 0x0000e38d
#define REG_A5XX_PC_GS_PARAM 0x0000e38e
#define REG_A5XX_PC_HS_PARAM 0x0000e38f
#define REG_A5XX_PC_POWER_CNTL 0x0000e3b0
#define REG_A5XX_VFD_CONTROL_0 0x0000e400
#define A5XX_VFD_CONTROL_0_VTXCNT__MASK 0x0000003f
#define A5XX_VFD_CONTROL_0_VTXCNT__SHIFT 0
static inline uint32_t A5XX_VFD_CONTROL_0_VTXCNT(uint32_t val)
{
return ((val) << A5XX_VFD_CONTROL_0_VTXCNT__SHIFT) & A5XX_VFD_CONTROL_0_VTXCNT__MASK;
}
#define REG_A5XX_VFD_CONTROL_1 0x0000e401
#define A5XX_VFD_CONTROL_1_REGID4INST__MASK 0x0000ff00
#define A5XX_VFD_CONTROL_1_REGID4INST__SHIFT 8
static inline uint32_t A5XX_VFD_CONTROL_1_REGID4INST(uint32_t val)
{
return ((val) << A5XX_VFD_CONTROL_1_REGID4INST__SHIFT) & A5XX_VFD_CONTROL_1_REGID4INST__MASK;
}
#define A5XX_VFD_CONTROL_1_REGID4VTX__MASK 0x00ff0000
#define A5XX_VFD_CONTROL_1_REGID4VTX__SHIFT 16
static inline uint32_t A5XX_VFD_CONTROL_1_REGID4VTX(uint32_t val)
{
return ((val) << A5XX_VFD_CONTROL_1_REGID4VTX__SHIFT) & A5XX_VFD_CONTROL_1_REGID4VTX__MASK;
}
#define REG_A5XX_VFD_CONTROL_2 0x0000e402
#define REG_A5XX_VFD_CONTROL_3 0x0000e403
#define REG_A5XX_VFD_CONTROL_4 0x0000e404
#define REG_A5XX_VFD_CONTROL_5 0x0000e405
#define REG_A5XX_VFD_INDEX_OFFSET 0x0000e408
#define REG_A5XX_VFD_INSTANCE_START_OFFSET 0x0000e409
static inline uint32_t REG_A5XX_VFD_FETCH(uint32_t i0) { return 0x0000e40a + 0x4*i0; }
static inline uint32_t REG_A5XX_VFD_FETCH_BASE_LO(uint32_t i0) { return 0x0000e40a + 0x4*i0; }
static inline uint32_t REG_A5XX_VFD_FETCH_BASE_HI(uint32_t i0) { return 0x0000e40b + 0x4*i0; }
static inline uint32_t REG_A5XX_VFD_FETCH_SIZE(uint32_t i0) { return 0x0000e40c + 0x4*i0; }
static inline uint32_t REG_A5XX_VFD_FETCH_STRIDE(uint32_t i0) { return 0x0000e40d + 0x4*i0; }
static inline uint32_t REG_A5XX_VFD_DECODE(uint32_t i0) { return 0x0000e48a + 0x2*i0; }
static inline uint32_t REG_A5XX_VFD_DECODE_INSTR(uint32_t i0) { return 0x0000e48a + 0x2*i0; }
#define A5XX_VFD_DECODE_INSTR_IDX__MASK 0x0000001f
#define A5XX_VFD_DECODE_INSTR_IDX__SHIFT 0
static inline uint32_t A5XX_VFD_DECODE_INSTR_IDX(uint32_t val)
{
return ((val) << A5XX_VFD_DECODE_INSTR_IDX__SHIFT) & A5XX_VFD_DECODE_INSTR_IDX__MASK;
}
#define A5XX_VFD_DECODE_INSTR_FORMAT__MASK 0x3ff00000
#define A5XX_VFD_DECODE_INSTR_FORMAT__SHIFT 20
static inline uint32_t A5XX_VFD_DECODE_INSTR_FORMAT(enum a5xx_vtx_fmt val)
{
return ((val) << A5XX_VFD_DECODE_INSTR_FORMAT__SHIFT) & A5XX_VFD_DECODE_INSTR_FORMAT__MASK;
}
#define A5XX_VFD_DECODE_INSTR_SWAP__MASK 0xc0000000
#define A5XX_VFD_DECODE_INSTR_SWAP__SHIFT 30
static inline uint32_t A5XX_VFD_DECODE_INSTR_SWAP(enum a3xx_color_swap val)
{
return ((val) << A5XX_VFD_DECODE_INSTR_SWAP__SHIFT) & A5XX_VFD_DECODE_INSTR_SWAP__MASK;
}
static inline uint32_t REG_A5XX_VFD_DECODE_STEP_RATE(uint32_t i0) { return 0x0000e48b + 0x2*i0; }
static inline uint32_t REG_A5XX_VFD_DEST_CNTL(uint32_t i0) { return 0x0000e4ca + 0x1*i0; }
static inline uint32_t REG_A5XX_VFD_DEST_CNTL_INSTR(uint32_t i0) { return 0x0000e4ca + 0x1*i0; }
#define A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__MASK 0x0000000f
#define A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__SHIFT 0
static inline uint32_t A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK(uint32_t val)
{
return ((val) << A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__SHIFT) & A5XX_VFD_DEST_CNTL_INSTR_WRITEMASK__MASK;
}
#define A5XX_VFD_DEST_CNTL_INSTR_REGID__MASK 0x00000ff0
#define A5XX_VFD_DEST_CNTL_INSTR_REGID__SHIFT 4
static inline uint32_t A5XX_VFD_DEST_CNTL_INSTR_REGID(uint32_t val)
{
return ((val) << A5XX_VFD_DEST_CNTL_INSTR_REGID__SHIFT) & A5XX_VFD_DEST_CNTL_INSTR_REGID__MASK;
}
#define REG_A5XX_VFD_POWER_CNTL 0x0000e4f0
#define REG_A5XX_SP_SP_CNTL 0x0000e580
#define REG_A5XX_SP_VS_CONTROL_REG 0x0000e584
#define A5XX_SP_VS_CONTROL_REG_ENABLED 0x00000001
#define A5XX_SP_VS_CONTROL_REG_CONSTOBJECTOFFSET__MASK 0x000000fe
#define A5XX_SP_VS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT 1
static inline uint32_t A5XX_SP_VS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)
{
return ((val) << A5XX_SP_VS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_VS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;
}
#define A5XX_SP_VS_CONTROL_REG_SHADEROBJOFFSET__MASK 0x00007f00
#define A5XX_SP_VS_CONTROL_REG_SHADEROBJOFFSET__SHIFT 8
static inline uint32_t A5XX_SP_VS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)
{
return ((val) << A5XX_SP_VS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_VS_CONTROL_REG_SHADEROBJOFFSET__MASK;
}
#define REG_A5XX_SP_FS_CONTROL_REG 0x0000e585
#define A5XX_SP_FS_CONTROL_REG_ENABLED 0x00000001
#define A5XX_SP_FS_CONTROL_REG_CONSTOBJECTOFFSET__MASK 0x000000fe
#define A5XX_SP_FS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT 1
static inline uint32_t A5XX_SP_FS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)
{
return ((val) << A5XX_SP_FS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_FS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;
}
#define A5XX_SP_FS_CONTROL_REG_SHADEROBJOFFSET__MASK 0x00007f00
#define A5XX_SP_FS_CONTROL_REG_SHADEROBJOFFSET__SHIFT 8
static inline uint32_t A5XX_SP_FS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)
{
return ((val) << A5XX_SP_FS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_FS_CONTROL_REG_SHADEROBJOFFSET__MASK;
}
#define REG_A5XX_SP_HS_CONTROL_REG 0x0000e586
#define A5XX_SP_HS_CONTROL_REG_ENABLED 0x00000001
#define A5XX_SP_HS_CONTROL_REG_CONSTOBJECTOFFSET__MASK 0x000000fe
#define A5XX_SP_HS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT 1
static inline uint32_t A5XX_SP_HS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)
{
return ((val) << A5XX_SP_HS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_HS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;
}
#define A5XX_SP_HS_CONTROL_REG_SHADEROBJOFFSET__MASK 0x00007f00
#define A5XX_SP_HS_CONTROL_REG_SHADEROBJOFFSET__SHIFT 8
static inline uint32_t A5XX_SP_HS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)
{
return ((val) << A5XX_SP_HS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_HS_CONTROL_REG_SHADEROBJOFFSET__MASK;
}
#define REG_A5XX_SP_DS_CONTROL_REG 0x0000e587
#define A5XX_SP_DS_CONTROL_REG_ENABLED 0x00000001
#define A5XX_SP_DS_CONTROL_REG_CONSTOBJECTOFFSET__MASK 0x000000fe
#define A5XX_SP_DS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT 1
static inline uint32_t A5XX_SP_DS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)
{
return ((val) << A5XX_SP_DS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_DS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;
}
#define A5XX_SP_DS_CONTROL_REG_SHADEROBJOFFSET__MASK 0x00007f00
#define A5XX_SP_DS_CONTROL_REG_SHADEROBJOFFSET__SHIFT 8
static inline uint32_t A5XX_SP_DS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)
{
return ((val) << A5XX_SP_DS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_DS_CONTROL_REG_SHADEROBJOFFSET__MASK;
}
#define REG_A5XX_SP_GS_CONTROL_REG 0x0000e588
#define A5XX_SP_GS_CONTROL_REG_ENABLED 0x00000001
#define A5XX_SP_GS_CONTROL_REG_CONSTOBJECTOFFSET__MASK 0x000000fe
#define A5XX_SP_GS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT 1
static inline uint32_t A5XX_SP_GS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)
{
return ((val) << A5XX_SP_GS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A5XX_SP_GS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;
}
#define A5XX_SP_GS_CONTROL_REG_SHADEROBJOFFSET__MASK 0x00007f00
#define A5XX_SP_GS_CONTROL_REG_SHADEROBJOFFSET__SHIFT 8
static inline uint32_t A5XX_SP_GS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)
{
return ((val) << A5XX_SP_GS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A5XX_SP_GS_CONTROL_REG_SHADEROBJOFFSET__MASK;
}
#define REG_A5XX_SP_CS_CONFIG 0x0000e589
#define REG_A5XX_SP_VS_CONFIG_MAX_CONST 0x0000e58a
#define REG_A5XX_SP_FS_CONFIG_MAX_CONST 0x0000e58b
#define REG_A5XX_SP_VS_CTRL_REG0 0x0000e590
#define A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK 0x000003f0
#define A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT 4
static inline uint32_t A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)
{
return ((val) << A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK;
}
#define A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK 0x0000fc00
#define A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT 10
static inline uint32_t A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)
{
return ((val) << A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK;
}
#define A5XX_SP_VS_CTRL_REG0_VARYING 0x00010000
#define A5XX_SP_VS_CTRL_REG0_PIXLODENABLE 0x00100000
#define A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__MASK 0xfe000000
#define A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__SHIFT 25
static inline uint32_t A5XX_SP_VS_CTRL_REG0_BRANCHSTACK(uint32_t val)
{
return ((val) << A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_VS_CTRL_REG0_BRANCHSTACK__MASK;
}
#define REG_A5XX_SP_PRIMITIVE_CNTL 0x0000e592
#define A5XX_SP_PRIMITIVE_CNTL_VSOUT__MASK 0x0000001f
#define A5XX_SP_PRIMITIVE_CNTL_VSOUT__SHIFT 0
static inline uint32_t A5XX_SP_PRIMITIVE_CNTL_VSOUT(uint32_t val)
{
return ((val) << A5XX_SP_PRIMITIVE_CNTL_VSOUT__SHIFT) & A5XX_SP_PRIMITIVE_CNTL_VSOUT__MASK;
}
static inline uint32_t REG_A5XX_SP_VS_OUT(uint32_t i0) { return 0x0000e593 + 0x1*i0; }
static inline uint32_t REG_A5XX_SP_VS_OUT_REG(uint32_t i0) { return 0x0000e593 + 0x1*i0; }
#define A5XX_SP_VS_OUT_REG_A_REGID__MASK 0x000000ff
#define A5XX_SP_VS_OUT_REG_A_REGID__SHIFT 0
static inline uint32_t A5XX_SP_VS_OUT_REG_A_REGID(uint32_t val)
{
return ((val) << A5XX_SP_VS_OUT_REG_A_REGID__SHIFT) & A5XX_SP_VS_OUT_REG_A_REGID__MASK;
}
#define A5XX_SP_VS_OUT_REG_A_COMPMASK__MASK 0x00000f00
#define A5XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT 8
static inline uint32_t A5XX_SP_VS_OUT_REG_A_COMPMASK(uint32_t val)
{
return ((val) << A5XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT) & A5XX_SP_VS_OUT_REG_A_COMPMASK__MASK;
}
#define A5XX_SP_VS_OUT_REG_B_REGID__MASK 0x00ff0000
#define A5XX_SP_VS_OUT_REG_B_REGID__SHIFT 16
static inline uint32_t A5XX_SP_VS_OUT_REG_B_REGID(uint32_t val)
{
return ((val) << A5XX_SP_VS_OUT_REG_B_REGID__SHIFT) & A5XX_SP_VS_OUT_REG_B_REGID__MASK;
}
#define A5XX_SP_VS_OUT_REG_B_COMPMASK__MASK 0x0f000000
#define A5XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT 24
static inline uint32_t A5XX_SP_VS_OUT_REG_B_COMPMASK(uint32_t val)
{
return ((val) << A5XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT) & A5XX_SP_VS_OUT_REG_B_COMPMASK__MASK;
}
static inline uint32_t REG_A5XX_SP_VS_VPC_DST(uint32_t i0) { return 0x0000e5a3 + 0x1*i0; }
static inline uint32_t REG_A5XX_SP_VS_VPC_DST_REG(uint32_t i0) { return 0x0000e5a3 + 0x1*i0; }
#define A5XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK 0x000000ff
#define A5XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT 0
static inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC0(uint32_t val)
{
return ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK;
}
#define A5XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK 0x0000ff00
#define A5XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT 8
static inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC1(uint32_t val)
{
return ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK;
}
#define A5XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK 0x00ff0000
#define A5XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT 16
static inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC2(uint32_t val)
{
return ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK;
}
#define A5XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK 0xff000000
#define A5XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT 24
static inline uint32_t A5XX_SP_VS_VPC_DST_REG_OUTLOC3(uint32_t val)
{
return ((val) << A5XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT) & A5XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK;
}
#define REG_A5XX_UNKNOWN_E5AB 0x0000e5ab
#define REG_A5XX_SP_VS_OBJ_START_LO 0x0000e5ac
#define REG_A5XX_SP_VS_OBJ_START_HI 0x0000e5ad
#define REG_A5XX_SP_FS_CTRL_REG0 0x0000e5c0
#define A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK 0x000003f0
#define A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT 4
static inline uint32_t A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)
{
return ((val) << A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A5XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK;
}
#define A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK 0x0000fc00
#define A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT 10
static inline uint32_t A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)
{
return ((val) << A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A5XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK;
}
#define A5XX_SP_FS_CTRL_REG0_VARYING 0x00010000
#define A5XX_SP_FS_CTRL_REG0_PIXLODENABLE 0x00100000
#define A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__MASK 0xfe000000
#define A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__SHIFT 25
static inline uint32_t A5XX_SP_FS_CTRL_REG0_BRANCHSTACK(uint32_t val)
{
return ((val) << A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__SHIFT) & A5XX_SP_FS_CTRL_REG0_BRANCHSTACK__MASK;
}
#define REG_A5XX_UNKNOWN_E5C2 0x0000e5c2
#define REG_A5XX_SP_FS_OBJ_START_LO 0x0000e5c3
#define REG_A5XX_SP_FS_OBJ_START_HI 0x0000e5c4
#define REG_A5XX_SP_BLEND_CNTL 0x0000e5c9
#define REG_A5XX_SP_FS_OUTPUT_CNTL 0x0000e5ca
#define A5XX_SP_FS_OUTPUT_CNTL_MRT__MASK 0x0000000f
#define A5XX_SP_FS_OUTPUT_CNTL_MRT__SHIFT 0
static inline uint32_t A5XX_SP_FS_OUTPUT_CNTL_MRT(uint32_t val)
{
return ((val) << A5XX_SP_FS_OUTPUT_CNTL_MRT__SHIFT) & A5XX_SP_FS_OUTPUT_CNTL_MRT__MASK;
}
#define A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__MASK 0x00001fe0
#define A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__SHIFT 5
static inline uint32_t A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID(uint32_t val)
{
return ((val) << A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__SHIFT) & A5XX_SP_FS_OUTPUT_CNTL_DEPTH_REGID__MASK;
}
#define A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__MASK 0x001fe000
#define A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__SHIFT 13
static inline uint32_t A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID(uint32_t val)
{
return ((val) << A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__SHIFT) & A5XX_SP_FS_OUTPUT_CNTL_SAMPLEMASK_REGID__MASK;
}
static inline uint32_t REG_A5XX_SP_FS_OUTPUT(uint32_t i0) { return 0x0000e5cb + 0x1*i0; }
static inline uint32_t REG_A5XX_SP_FS_OUTPUT_REG(uint32_t i0) { return 0x0000e5cb + 0x1*i0; }
#define A5XX_SP_FS_OUTPUT_REG_REGID__MASK 0x000000ff
#define A5XX_SP_FS_OUTPUT_REG_REGID__SHIFT 0
static inline uint32_t A5XX_SP_FS_OUTPUT_REG_REGID(uint32_t val)
{
return ((val) << A5XX_SP_FS_OUTPUT_REG_REGID__SHIFT) & A5XX_SP_FS_OUTPUT_REG_REGID__MASK;
}
#define A5XX_SP_FS_OUTPUT_REG_HALF_PRECISION 0x00000100
static inline uint32_t REG_A5XX_SP_FS_MRT(uint32_t i0) { return 0x0000e5d3 + 0x1*i0; }
static inline uint32_t REG_A5XX_SP_FS_MRT_REG(uint32_t i0) { return 0x0000e5d3 + 0x1*i0; }
#define A5XX_SP_FS_MRT_REG_COLOR_FORMAT__MASK 0x000000ff
#define A5XX_SP_FS_MRT_REG_COLOR_FORMAT__SHIFT 0
static inline uint32_t A5XX_SP_FS_MRT_REG_COLOR_FORMAT(enum a5xx_color_fmt val)
{
return ((val) << A5XX_SP_FS_MRT_REG_COLOR_FORMAT__SHIFT) & A5XX_SP_FS_MRT_REG_COLOR_FORMAT__MASK;
}
#define REG_A5XX_UNKNOWN_E5DB 0x0000e5db
#define REG_A5XX_SP_CS_CNTL_0 0x0000e5f0
#define REG_A5XX_UNKNOWN_E600 0x0000e600
#define REG_A5XX_UNKNOWN_E640 0x0000e640
#define REG_A5XX_TPL1_TP_RAS_MSAA_CNTL 0x0000e704
#define A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__MASK 0x00000003
#define A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__SHIFT 0
static inline uint32_t A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
return ((val) << A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_TPL1_TP_RAS_MSAA_CNTL_SAMPLES__MASK;
}
#define REG_A5XX_TPL1_TP_DEST_MSAA_CNTL 0x0000e705
#define A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__MASK 0x00000003
#define A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__SHIFT 0
static inline uint32_t A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES(enum a3xx_msaa_samples val)
{
return ((val) << A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__SHIFT) & A5XX_TPL1_TP_DEST_MSAA_CNTL_SAMPLES__MASK;
}
#define A5XX_TPL1_TP_DEST_MSAA_CNTL_MSAA_DISABLE 0x00000004
#define REG_A5XX_TPL1_VS_TEX_COUNT 0x0000e700
#define REG_A5XX_TPL1_VS_TEX_SAMP_LO 0x0000e722
#define REG_A5XX_TPL1_VS_TEX_SAMP_HI 0x0000e723
#define REG_A5XX_TPL1_VS_TEX_CONST_LO 0x0000e72a
#define REG_A5XX_TPL1_VS_TEX_CONST_HI 0x0000e72b
#define REG_A5XX_TPL1_FS_TEX_COUNT 0x0000e750
#define REG_A5XX_TPL1_FS_TEX_SAMP_LO 0x0000e75a
#define REG_A5XX_TPL1_FS_TEX_SAMP_HI 0x0000e75b
#define REG_A5XX_TPL1_FS_TEX_CONST_LO 0x0000e75e
#define REG_A5XX_TPL1_FS_TEX_CONST_HI 0x0000e75f
#define REG_A5XX_TPL1_TP_FS_ROTATION_CNTL 0x0000e764
#define REG_A5XX_HLSQ_CONTROL_0_REG 0x0000e784
#define REG_A5XX_HLSQ_CONTROL_1_REG 0x0000e785
#define A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__MASK 0x0000003f
#define A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__SHIFT 0
static inline uint32_t A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD(uint32_t val)
{
return ((val) << A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__SHIFT) & A5XX_HLSQ_CONTROL_1_REG_PRIMALLOCTHRESHOLD__MASK;
}
#define REG_A5XX_HLSQ_CONTROL_2_REG 0x0000e786
#define A5XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK 0x000000ff
#define A5XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT 0
static inline uint32_t A5XX_HLSQ_CONTROL_2_REG_FACEREGID(uint32_t val)
{
return ((val) << A5XX_HLSQ_CONTROL_2_REG_FACEREGID__SHIFT) & A5XX_HLSQ_CONTROL_2_REG_FACEREGID__MASK;
}
#define REG_A5XX_HLSQ_CONTROL_3_REG 0x0000e787
#define A5XX_HLSQ_CONTROL_3_REG_FRAGCOORDXYREGID__MASK 0x000000ff
#define A5XX_HLSQ_CONTROL_3_REG_FRAGCOORDXYREGID__SHIFT 0
static inline uint32_t A5XX_HLSQ_CONTROL_3_REG_FRAGCOORDXYREGID(uint32_t val)
{
return ((val) << A5XX_HLSQ_CONTROL_3_REG_FRAGCOORDXYREGID__SHIFT) & A5XX_HLSQ_CONTROL_3_REG_FRAGCOORDXYREGID__MASK;
}
#define REG_A5XX_HLSQ_CONTROL_4_REG 0x0000e788
#define A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__MASK 0x00ff0000
#define A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__SHIFT 16
static inline uint32_t A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID(uint32_t val)
{
return ((val) << A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__SHIFT) & A5XX_HLSQ_CONTROL_4_REG_XYCOORDREGID__MASK;
}
#define A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__MASK 0xff000000
#define A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__SHIFT 24
static inline uint32_t A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID(uint32_t val)
{
return ((val) << A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__SHIFT) & A5XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID__MASK;
}
#define REG_A5XX_HLSQ_UPDATE_CNTL 0x0000e78a
#define REG_A5XX_HLSQ_VS_CONTROL_REG 0x0000e78b
#define A5XX_HLSQ_VS_CONTROL_REG_ENABLED 0x00000001
#define A5XX_HLSQ_VS_CONTROL_REG_CONSTOBJECTOFFSET__MASK 0x000000fe
#define A5XX_HLSQ_VS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT 1
static inline uint32_t A5XX_HLSQ_VS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)
{
return ((val) << A5XX_HLSQ_VS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_VS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;
}
#define A5XX_HLSQ_VS_CONTROL_REG_SHADEROBJOFFSET__MASK 0x00007f00
#define A5XX_HLSQ_VS_CONTROL_REG_SHADEROBJOFFSET__SHIFT 8
static inline uint32_t A5XX_HLSQ_VS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)
{
return ((val) << A5XX_HLSQ_VS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_VS_CONTROL_REG_SHADEROBJOFFSET__MASK;
}
#define REG_A5XX_HLSQ_FS_CONTROL_REG 0x0000e78c
#define A5XX_HLSQ_FS_CONTROL_REG_ENABLED 0x00000001
#define A5XX_HLSQ_FS_CONTROL_REG_CONSTOBJECTOFFSET__MASK 0x000000fe
#define A5XX_HLSQ_FS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT 1
static inline uint32_t A5XX_HLSQ_FS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)
{
return ((val) << A5XX_HLSQ_FS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_FS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;
}
#define A5XX_HLSQ_FS_CONTROL_REG_SHADEROBJOFFSET__MASK 0x00007f00
#define A5XX_HLSQ_FS_CONTROL_REG_SHADEROBJOFFSET__SHIFT 8
static inline uint32_t A5XX_HLSQ_FS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)
{
return ((val) << A5XX_HLSQ_FS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_FS_CONTROL_REG_SHADEROBJOFFSET__MASK;
}
#define REG_A5XX_HLSQ_HS_CONTROL_REG 0x0000e78d
#define A5XX_HLSQ_HS_CONTROL_REG_ENABLED 0x00000001
#define A5XX_HLSQ_HS_CONTROL_REG_CONSTOBJECTOFFSET__MASK 0x000000fe
#define A5XX_HLSQ_HS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT 1
static inline uint32_t A5XX_HLSQ_HS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)
{
return ((val) << A5XX_HLSQ_HS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_HS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;
}
#define A5XX_HLSQ_HS_CONTROL_REG_SHADEROBJOFFSET__MASK 0x00007f00
#define A5XX_HLSQ_HS_CONTROL_REG_SHADEROBJOFFSET__SHIFT 8
static inline uint32_t A5XX_HLSQ_HS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)
{
return ((val) << A5XX_HLSQ_HS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_HS_CONTROL_REG_SHADEROBJOFFSET__MASK;
}
#define REG_A5XX_HLSQ_DS_CONTROL_REG 0x0000e78e
#define A5XX_HLSQ_DS_CONTROL_REG_ENABLED 0x00000001
#define A5XX_HLSQ_DS_CONTROL_REG_CONSTOBJECTOFFSET__MASK 0x000000fe
#define A5XX_HLSQ_DS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT 1
static inline uint32_t A5XX_HLSQ_DS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)
{
return ((val) << A5XX_HLSQ_DS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_DS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;
}
#define A5XX_HLSQ_DS_CONTROL_REG_SHADEROBJOFFSET__MASK 0x00007f00
#define A5XX_HLSQ_DS_CONTROL_REG_SHADEROBJOFFSET__SHIFT 8
static inline uint32_t A5XX_HLSQ_DS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)
{
return ((val) << A5XX_HLSQ_DS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_DS_CONTROL_REG_SHADEROBJOFFSET__MASK;
}
#define REG_A5XX_HLSQ_GS_CONTROL_REG 0x0000e78f
#define A5XX_HLSQ_GS_CONTROL_REG_ENABLED 0x00000001
#define A5XX_HLSQ_GS_CONTROL_REG_CONSTOBJECTOFFSET__MASK 0x000000fe
#define A5XX_HLSQ_GS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT 1
static inline uint32_t A5XX_HLSQ_GS_CONTROL_REG_CONSTOBJECTOFFSET(uint32_t val)
{
return ((val) << A5XX_HLSQ_GS_CONTROL_REG_CONSTOBJECTOFFSET__SHIFT) & A5XX_HLSQ_GS_CONTROL_REG_CONSTOBJECTOFFSET__MASK;
}
#define A5XX_HLSQ_GS_CONTROL_REG_SHADEROBJOFFSET__MASK 0x00007f00
#define A5XX_HLSQ_GS_CONTROL_REG_SHADEROBJOFFSET__SHIFT 8
static inline uint32_t A5XX_HLSQ_GS_CONTROL_REG_SHADEROBJOFFSET(uint32_t val)
{
return ((val) << A5XX_HLSQ_GS_CONTROL_REG_SHADEROBJOFFSET__SHIFT) & A5XX_HLSQ_GS_CONTROL_REG_SHADEROBJOFFSET__MASK;
}
#define REG_A5XX_HLSQ_CS_CONFIG 0x0000e790
#define REG_A5XX_HLSQ_VS_CNTL 0x0000e791
#define A5XX_HLSQ_VS_CNTL_INSTRLEN__MASK 0xfffffffe
#define A5XX_HLSQ_VS_CNTL_INSTRLEN__SHIFT 1
static inline uint32_t A5XX_HLSQ_VS_CNTL_INSTRLEN(uint32_t val)
{
return ((val) << A5XX_HLSQ_VS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_VS_CNTL_INSTRLEN__MASK;
}
#define REG_A5XX_HLSQ_FS_CNTL 0x0000e792
#define A5XX_HLSQ_FS_CNTL_INSTRLEN__MASK 0xfffffffe
#define A5XX_HLSQ_FS_CNTL_INSTRLEN__SHIFT 1
static inline uint32_t A5XX_HLSQ_FS_CNTL_INSTRLEN(uint32_t val)
{
return ((val) << A5XX_HLSQ_FS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_FS_CNTL_INSTRLEN__MASK;
}
#define REG_A5XX_HLSQ_HS_CNTL 0x0000e793
#define A5XX_HLSQ_HS_CNTL_INSTRLEN__MASK 0xfffffffe
#define A5XX_HLSQ_HS_CNTL_INSTRLEN__SHIFT 1
static inline uint32_t A5XX_HLSQ_HS_CNTL_INSTRLEN(uint32_t val)
{
return ((val) << A5XX_HLSQ_HS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_HS_CNTL_INSTRLEN__MASK;
}
#define REG_A5XX_HLSQ_DS_CNTL 0x0000e794
#define A5XX_HLSQ_DS_CNTL_INSTRLEN__MASK 0xfffffffe
#define A5XX_HLSQ_DS_CNTL_INSTRLEN__SHIFT 1
static inline uint32_t A5XX_HLSQ_DS_CNTL_INSTRLEN(uint32_t val)
{
return ((val) << A5XX_HLSQ_DS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_DS_CNTL_INSTRLEN__MASK;
}
#define REG_A5XX_HLSQ_GS_CNTL 0x0000e795
#define A5XX_HLSQ_GS_CNTL_INSTRLEN__MASK 0xfffffffe
#define A5XX_HLSQ_GS_CNTL_INSTRLEN__SHIFT 1
static inline uint32_t A5XX_HLSQ_GS_CNTL_INSTRLEN(uint32_t val)
{
return ((val) << A5XX_HLSQ_GS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_GS_CNTL_INSTRLEN__MASK;
}
#define REG_A5XX_HLSQ_CS_CNTL 0x0000e796
#define A5XX_HLSQ_CS_CNTL_INSTRLEN__MASK 0xfffffffe
#define A5XX_HLSQ_CS_CNTL_INSTRLEN__SHIFT 1
static inline uint32_t A5XX_HLSQ_CS_CNTL_INSTRLEN(uint32_t val)
{
return ((val) << A5XX_HLSQ_CS_CNTL_INSTRLEN__SHIFT) & A5XX_HLSQ_CS_CNTL_INSTRLEN__MASK;
}
#define REG_A5XX_HLSQ_CS_KERNEL_GROUP_X 0x0000e7b9
#define REG_A5XX_HLSQ_CS_KERNEL_GROUP_Y 0x0000e7ba
#define REG_A5XX_HLSQ_CS_KERNEL_GROUP_Z 0x0000e7bb
#define REG_A5XX_HLSQ_CS_NDRANGE_0 0x0000e7b0
#define REG_A5XX_HLSQ_CS_NDRANGE_1 0x0000e7b1
#define REG_A5XX_HLSQ_CS_NDRANGE_2 0x0000e7b2
#define REG_A5XX_HLSQ_CS_NDRANGE_3 0x0000e7b3
#define REG_A5XX_HLSQ_CS_NDRANGE_4 0x0000e7b4
#define REG_A5XX_HLSQ_CS_NDRANGE_5 0x0000e7b5
#define REG_A5XX_HLSQ_CS_NDRANGE_6 0x0000e7b6
#define REG_A5XX_HLSQ_CS_CNTL_0 0x0000e7b7
#define REG_A5XX_HLSQ_CS_CNTL_1 0x0000e7b8
#define REG_A5XX_UNKNOWN_E7C0 0x0000e7c0
#define REG_A5XX_HLSQ_VS_CONSTLEN 0x0000e7c3
#define REG_A5XX_HLSQ_VS_INSTRLEN 0x0000e7c4
#define REG_A5XX_UNKNOWN_E7C5 0x0000e7c5
#define REG_A5XX_UNKNOWN_E7CA 0x0000e7ca
#define REG_A5XX_HLSQ_FS_CONSTLEN 0x0000e7d7
#define REG_A5XX_HLSQ_FS_INSTRLEN 0x0000e7d8
#define REG_A5XX_HLSQ_HS_CONSTLEN 0x0000e7c8
#define REG_A5XX_HLSQ_HS_INSTRLEN 0x0000e7c9
#define REG_A5XX_HLSQ_DS_CONSTLEN 0x0000e7cd
#define REG_A5XX_HLSQ_DS_INSTRLEN 0x0000e7ce
#define REG_A5XX_UNKNOWN_E7CF 0x0000e7cf
#define REG_A5XX_HLSQ_GS_CONSTLEN 0x0000e7d2
#define REG_A5XX_HLSQ_GS_INSTRLEN 0x0000e7d3
#define REG_A5XX_UNKNOWN_E7D4 0x0000e7d4
#define REG_A5XX_UNKNOWN_E7D9 0x0000e7d9
#define REG_A5XX_HLSQ_CONTEXT_SWITCH_CS_SW_3 0x0000e7dc
#define REG_A5XX_HLSQ_CONTEXT_SWITCH_CS_SW_4 0x0000e7dd
#define REG_A5XX_RB_2D_DST_FILL 0x00002101
#define REG_A5XX_RB_2D_SRC_INFO 0x00002107
#define A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__MASK 0x000000ff
#define A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__SHIFT 0
static inline uint32_t A5XX_RB_2D_SRC_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)
{
return ((val) << A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__SHIFT) & A5XX_RB_2D_SRC_INFO_COLOR_FORMAT__MASK;
}
#define A5XX_RB_2D_SRC_INFO_COLOR_SWAP__MASK 0x00000c00
#define A5XX_RB_2D_SRC_INFO_COLOR_SWAP__SHIFT 10
static inline uint32_t A5XX_RB_2D_SRC_INFO_COLOR_SWAP(enum a3xx_color_swap val)
{
return ((val) << A5XX_RB_2D_SRC_INFO_COLOR_SWAP__SHIFT) & A5XX_RB_2D_SRC_INFO_COLOR_SWAP__MASK;
}
#define REG_A5XX_RB_2D_SRC_LO 0x00002108
#define REG_A5XX_RB_2D_SRC_HI 0x00002109
#define REG_A5XX_RB_2D_DST_INFO 0x00002110
#define A5XX_RB_2D_DST_INFO_COLOR_FORMAT__MASK 0x000000ff
#define A5XX_RB_2D_DST_INFO_COLOR_FORMAT__SHIFT 0
static inline uint32_t A5XX_RB_2D_DST_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)
{
return ((val) << A5XX_RB_2D_DST_INFO_COLOR_FORMAT__SHIFT) & A5XX_RB_2D_DST_INFO_COLOR_FORMAT__MASK;
}
#define A5XX_RB_2D_DST_INFO_COLOR_SWAP__MASK 0x00000c00
#define A5XX_RB_2D_DST_INFO_COLOR_SWAP__SHIFT 10
static inline uint32_t A5XX_RB_2D_DST_INFO_COLOR_SWAP(enum a3xx_color_swap val)
{
return ((val) << A5XX_RB_2D_DST_INFO_COLOR_SWAP__SHIFT) & A5XX_RB_2D_DST_INFO_COLOR_SWAP__MASK;
}
#define REG_A5XX_RB_2D_SRC_FLAGS_LO 0x00002140
#define REG_A5XX_RB_2D_SRC_FLAGS_HI 0x00002141
#define REG_A5XX_RB_2D_DST_LO 0x00002111
#define REG_A5XX_RB_2D_DST_HI 0x00002112
#define REG_A5XX_RB_2D_DST_FLAGS_LO 0x00002143
#define REG_A5XX_RB_2D_DST_FLAGS_HI 0x00002144
#define REG_A5XX_GRAS_2D_SRC_INFO 0x00002181
#define A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__MASK 0x000000ff
#define A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__SHIFT 0
static inline uint32_t A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)
{
return ((val) << A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__SHIFT) & A5XX_GRAS_2D_SRC_INFO_COLOR_FORMAT__MASK;
}
#define A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__MASK 0x00000c00
#define A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__SHIFT 10
static inline uint32_t A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP(enum a3xx_color_swap val)
{
return ((val) << A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__SHIFT) & A5XX_GRAS_2D_SRC_INFO_COLOR_SWAP__MASK;
}
#define REG_A5XX_GRAS_2D_DST_INFO 0x00002182
#define A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__MASK 0x000000ff
#define A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__SHIFT 0
static inline uint32_t A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT(enum a5xx_color_fmt val)
{
return ((val) << A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__SHIFT) & A5XX_GRAS_2D_DST_INFO_COLOR_FORMAT__MASK;
}
#define A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__MASK 0x00000c00
#define A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__SHIFT 10
static inline uint32_t A5XX_GRAS_2D_DST_INFO_COLOR_SWAP(enum a3xx_color_swap val)
{
return ((val) << A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__SHIFT) & A5XX_GRAS_2D_DST_INFO_COLOR_SWAP__MASK;
}
#define REG_A5XX_TEX_SAMP_0 0x00000000
#define A5XX_TEX_SAMP_0_MIPFILTER_LINEAR_NEAR 0x00000001
#define A5XX_TEX_SAMP_0_XY_MAG__MASK 0x00000006
#define A5XX_TEX_SAMP_0_XY_MAG__SHIFT 1
static inline uint32_t A5XX_TEX_SAMP_0_XY_MAG(enum a5xx_tex_filter val)
{
return ((val) << A5XX_TEX_SAMP_0_XY_MAG__SHIFT) & A5XX_TEX_SAMP_0_XY_MAG__MASK;
}
#define A5XX_TEX_SAMP_0_XY_MIN__MASK 0x00000018
#define A5XX_TEX_SAMP_0_XY_MIN__SHIFT 3
static inline uint32_t A5XX_TEX_SAMP_0_XY_MIN(enum a5xx_tex_filter val)
{
return ((val) << A5XX_TEX_SAMP_0_XY_MIN__SHIFT) & A5XX_TEX_SAMP_0_XY_MIN__MASK;
}
#define A5XX_TEX_SAMP_0_WRAP_S__MASK 0x000000e0
#define A5XX_TEX_SAMP_0_WRAP_S__SHIFT 5
static inline uint32_t A5XX_TEX_SAMP_0_WRAP_S(enum a5xx_tex_clamp val)
{
return ((val) << A5XX_TEX_SAMP_0_WRAP_S__SHIFT) & A5XX_TEX_SAMP_0_WRAP_S__MASK;
}
#define A5XX_TEX_SAMP_0_WRAP_T__MASK 0x00000700
#define A5XX_TEX_SAMP_0_WRAP_T__SHIFT 8
static inline uint32_t A5XX_TEX_SAMP_0_WRAP_T(enum a5xx_tex_clamp val)
{
return ((val) << A5XX_TEX_SAMP_0_WRAP_T__SHIFT) & A5XX_TEX_SAMP_0_WRAP_T__MASK;
}
#define A5XX_TEX_SAMP_0_WRAP_R__MASK 0x00003800
#define A5XX_TEX_SAMP_0_WRAP_R__SHIFT 11
static inline uint32_t A5XX_TEX_SAMP_0_WRAP_R(enum a5xx_tex_clamp val)
{
return ((val) << A5XX_TEX_SAMP_0_WRAP_R__SHIFT) & A5XX_TEX_SAMP_0_WRAP_R__MASK;
}
#define A5XX_TEX_SAMP_0_ANISO__MASK 0x0001c000
#define A5XX_TEX_SAMP_0_ANISO__SHIFT 14
static inline uint32_t A5XX_TEX_SAMP_0_ANISO(enum a5xx_tex_aniso val)
{
return ((val) << A5XX_TEX_SAMP_0_ANISO__SHIFT) & A5XX_TEX_SAMP_0_ANISO__MASK;
}
#define A5XX_TEX_SAMP_0_LOD_BIAS__MASK 0xfff80000
#define A5XX_TEX_SAMP_0_LOD_BIAS__SHIFT 19
static inline uint32_t A5XX_TEX_SAMP_0_LOD_BIAS(float val)
{
return ((((int32_t)(val * 256.0))) << A5XX_TEX_SAMP_0_LOD_BIAS__SHIFT) & A5XX_TEX_SAMP_0_LOD_BIAS__MASK;
}
#define REG_A5XX_TEX_SAMP_1 0x00000001
#define A5XX_TEX_SAMP_1_COMPARE_FUNC__MASK 0x0000000e
#define A5XX_TEX_SAMP_1_COMPARE_FUNC__SHIFT 1
static inline uint32_t A5XX_TEX_SAMP_1_COMPARE_FUNC(enum adreno_compare_func val)
{
return ((val) << A5XX_TEX_SAMP_1_COMPARE_FUNC__SHIFT) & A5XX_TEX_SAMP_1_COMPARE_FUNC__MASK;
}
#define A5XX_TEX_SAMP_1_CUBEMAPSEAMLESSFILTOFF 0x00000010
#define A5XX_TEX_SAMP_1_UNNORM_COORDS 0x00000020
#define A5XX_TEX_SAMP_1_MIPFILTER_LINEAR_FAR 0x00000040
#define A5XX_TEX_SAMP_1_MAX_LOD__MASK 0x000fff00
#define A5XX_TEX_SAMP_1_MAX_LOD__SHIFT 8
static inline uint32_t A5XX_TEX_SAMP_1_MAX_LOD(float val)
{
return ((((uint32_t)(val * 256.0))) << A5XX_TEX_SAMP_1_MAX_LOD__SHIFT) & A5XX_TEX_SAMP_1_MAX_LOD__MASK;
}
#define A5XX_TEX_SAMP_1_MIN_LOD__MASK 0xfff00000
#define A5XX_TEX_SAMP_1_MIN_LOD__SHIFT 20
static inline uint32_t A5XX_TEX_SAMP_1_MIN_LOD(float val)
{
return ((((uint32_t)(val * 256.0))) << A5XX_TEX_SAMP_1_MIN_LOD__SHIFT) & A5XX_TEX_SAMP_1_MIN_LOD__MASK;
}
#define REG_A5XX_TEX_SAMP_2 0x00000002
#define REG_A5XX_TEX_SAMP_3 0x00000003
#define REG_A5XX_TEX_CONST_0 0x00000000
#define A5XX_TEX_CONST_0_TILE_MODE__MASK 0x00000003
#define A5XX_TEX_CONST_0_TILE_MODE__SHIFT 0
static inline uint32_t A5XX_TEX_CONST_0_TILE_MODE(enum a5xx_tile_mode val)
{
return ((val) << A5XX_TEX_CONST_0_TILE_MODE__SHIFT) & A5XX_TEX_CONST_0_TILE_MODE__MASK;
}
#define A5XX_TEX_CONST_0_SRGB 0x00000004
#define A5XX_TEX_CONST_0_SWIZ_X__MASK 0x00000070
#define A5XX_TEX_CONST_0_SWIZ_X__SHIFT 4
static inline uint32_t A5XX_TEX_CONST_0_SWIZ_X(enum a5xx_tex_swiz val)
{
return ((val) << A5XX_TEX_CONST_0_SWIZ_X__SHIFT) & A5XX_TEX_CONST_0_SWIZ_X__MASK;
}
#define A5XX_TEX_CONST_0_SWIZ_Y__MASK 0x00000380
#define A5XX_TEX_CONST_0_SWIZ_Y__SHIFT 7
static inline uint32_t A5XX_TEX_CONST_0_SWIZ_Y(enum a5xx_tex_swiz val)
{
return ((val) << A5XX_TEX_CONST_0_SWIZ_Y__SHIFT) & A5XX_TEX_CONST_0_SWIZ_Y__MASK;
}
#define A5XX_TEX_CONST_0_SWIZ_Z__MASK 0x00001c00
#define A5XX_TEX_CONST_0_SWIZ_Z__SHIFT 10
static inline uint32_t A5XX_TEX_CONST_0_SWIZ_Z(enum a5xx_tex_swiz val)
{
return ((val) << A5XX_TEX_CONST_0_SWIZ_Z__SHIFT) & A5XX_TEX_CONST_0_SWIZ_Z__MASK;
}
#define A5XX_TEX_CONST_0_SWIZ_W__MASK 0x0000e000
#define A5XX_TEX_CONST_0_SWIZ_W__SHIFT 13
static inline uint32_t A5XX_TEX_CONST_0_SWIZ_W(enum a5xx_tex_swiz val)
{
return ((val) << A5XX_TEX_CONST_0_SWIZ_W__SHIFT) & A5XX_TEX_CONST_0_SWIZ_W__MASK;
}
#define A5XX_TEX_CONST_0_FMT__MASK 0x3fc00000
#define A5XX_TEX_CONST_0_FMT__SHIFT 22
static inline uint32_t A5XX_TEX_CONST_0_FMT(enum a5xx_tex_fmt val)
{
return ((val) << A5XX_TEX_CONST_0_FMT__SHIFT) & A5XX_TEX_CONST_0_FMT__MASK;
}
#define A5XX_TEX_CONST_0_SWAP__MASK 0xc0000000
#define A5XX_TEX_CONST_0_SWAP__SHIFT 30
static inline uint32_t A5XX_TEX_CONST_0_SWAP(enum a3xx_color_swap val)
{
return ((val) << A5XX_TEX_CONST_0_SWAP__SHIFT) & A5XX_TEX_CONST_0_SWAP__MASK;
}
#define REG_A5XX_TEX_CONST_1 0x00000001
#define A5XX_TEX_CONST_1_WIDTH__MASK 0x00007fff
#define A5XX_TEX_CONST_1_WIDTH__SHIFT 0
static inline uint32_t A5XX_TEX_CONST_1_WIDTH(uint32_t val)
{
return ((val) << A5XX_TEX_CONST_1_WIDTH__SHIFT) & A5XX_TEX_CONST_1_WIDTH__MASK;
}
#define A5XX_TEX_CONST_1_HEIGHT__MASK 0x3fff8000
#define A5XX_TEX_CONST_1_HEIGHT__SHIFT 15
static inline uint32_t A5XX_TEX_CONST_1_HEIGHT(uint32_t val)
{
return ((val) << A5XX_TEX_CONST_1_HEIGHT__SHIFT) & A5XX_TEX_CONST_1_HEIGHT__MASK;
}
#define REG_A5XX_TEX_CONST_2 0x00000002
#define A5XX_TEX_CONST_2_FETCHSIZE__MASK 0x0000000f
#define A5XX_TEX_CONST_2_FETCHSIZE__SHIFT 0
static inline uint32_t A5XX_TEX_CONST_2_FETCHSIZE(enum a5xx_tex_fetchsize val)
{
return ((val) << A5XX_TEX_CONST_2_FETCHSIZE__SHIFT) & A5XX_TEX_CONST_2_FETCHSIZE__MASK;
}
#define A5XX_TEX_CONST_2_PITCH__MASK 0x1fffff80
#define A5XX_TEX_CONST_2_PITCH__SHIFT 7
static inline uint32_t A5XX_TEX_CONST_2_PITCH(uint32_t val)
{
return ((val) << A5XX_TEX_CONST_2_PITCH__SHIFT) & A5XX_TEX_CONST_2_PITCH__MASK;
}
#define A5XX_TEX_CONST_2_TYPE__MASK 0x60000000
#define A5XX_TEX_CONST_2_TYPE__SHIFT 29
static inline uint32_t A5XX_TEX_CONST_2_TYPE(enum a5xx_tex_type val)
{
return ((val) << A5XX_TEX_CONST_2_TYPE__SHIFT) & A5XX_TEX_CONST_2_TYPE__MASK;
}
#define REG_A5XX_TEX_CONST_3 0x00000003
#define A5XX_TEX_CONST_3_ARRAY_PITCH__MASK 0x00003fff
#define A5XX_TEX_CONST_3_ARRAY_PITCH__SHIFT 0
static inline uint32_t A5XX_TEX_CONST_3_ARRAY_PITCH(uint32_t val)
{
return ((val >> 12) << A5XX_TEX_CONST_3_ARRAY_PITCH__SHIFT) & A5XX_TEX_CONST_3_ARRAY_PITCH__MASK;
}
#define A5XX_TEX_CONST_3_FLAG 0x10000000
#define REG_A5XX_TEX_CONST_4 0x00000004
#define A5XX_TEX_CONST_4_BASE_LO__MASK 0xffffffe0
#define A5XX_TEX_CONST_4_BASE_LO__SHIFT 5
static inline uint32_t A5XX_TEX_CONST_4_BASE_LO(uint32_t val)
{
return ((val >> 5) << A5XX_TEX_CONST_4_BASE_LO__SHIFT) & A5XX_TEX_CONST_4_BASE_LO__MASK;
}
#define REG_A5XX_TEX_CONST_5 0x00000005
#define A5XX_TEX_CONST_5_BASE_HI__MASK 0x0001ffff
#define A5XX_TEX_CONST_5_BASE_HI__SHIFT 0
static inline uint32_t A5XX_TEX_CONST_5_BASE_HI(uint32_t val)
{
return ((val) << A5XX_TEX_CONST_5_BASE_HI__SHIFT) & A5XX_TEX_CONST_5_BASE_HI__MASK;
}
#define A5XX_TEX_CONST_5_DEPTH__MASK 0x3ffe0000
#define A5XX_TEX_CONST_5_DEPTH__SHIFT 17
static inline uint32_t A5XX_TEX_CONST_5_DEPTH(uint32_t val)
{
return ((val) << A5XX_TEX_CONST_5_DEPTH__SHIFT) & A5XX_TEX_CONST_5_DEPTH__MASK;
}
#define REG_A5XX_TEX_CONST_6 0x00000006
#define REG_A5XX_TEX_CONST_7 0x00000007
#define REG_A5XX_TEX_CONST_8 0x00000008
#define REG_A5XX_TEX_CONST_9 0x00000009
#define REG_A5XX_TEX_CONST_10 0x0000000a
#define REG_A5XX_TEX_CONST_11 0x0000000b
#endif /* A5XX_XML */
|