aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* mesa: make _mesa_get_current_tex_objec() publicBrian Paul2009-11-022-31/+33
|
* ARB prog parser: Fix a couple issues with previous merge from mesa_7_6_branchIan Romanick2009-11-022-190/+200
| | | | | | | | Since the addition of support for Nvidia condition codes, the lexer internally uses handle_ident to select between returning IDENTIFIER and USED_IDENTIFIER. Also, use return_string instead of strdup. Fixes bug #24809.
* r600: implement LOG op in compilerPierre Ossman2009-11-022-3/+214
|
* r600: implement EXP op in compilerPierre Ossman2009-11-022-3/+130
|
* tgsi/ureg: Add negate and swizzle for predicates.Michal Krol2009-11-022-22/+208
|
* mesa: fix incorrect approx bits/channel for fxt1 formatsBrian Paul2009-11-021-2/+2
| | | | See bug 24806.
* gallium/util: add casts to silence warningsBrian Paul2009-11-021-3/+3
|
* tgsi/ureg: Update for gallium interface changes.Michal Krol2009-11-022-22/+69
|
* tgsi: Update for gallium interface changes.Michal Krol2009-11-0210-542/+137
|
* gallium: Cleanup predicate and condition code TGSI tokens.Michal Krol2009-11-022-99/+20
| | | | | | | | | | | | | | | | | | There is little point in having a special TGSI token just to handle predicate register updates. Remove tgsi_dst_register_ext_predicate token and instead use a new PREDICATE register file to update predicates. Actually, the contents of the obsolete token are being moved to tgsi_instruction_ext_predicate, where they should be from the very beginning. Remove the NVIDIA-specific condition code tokens -- nobody uses them and they can be emulated with predicates if needed. Introduce PIPE_CAP_SM3 that indicates whether a driver supports SM3-level instructions, and in particular predicates. Add PIPE_CAP_MAX_PREDICATE_REGISTERS that can be used to query the driver how many predicate registers it supports (currently it would be 1).
* softpipe: Sanitise shader semantic and interpolator handling.Michal Krol2009-11-021-24/+10
| | | | | Handle the remaining semantic names and indices. Respect color interpolator when not flatshading.
* nouveau: Assume all texture blankets are linear for now.Younes Manton2009-11-013-2/+7
|
* r300g: Miscellania. Avoid draw segfaults, s/true/TRUE/, etc.Corbin Simpson2009-11-015-14/+28
| | | | Cleared out my git stash.
* r300g: fix geometry corruptionsMaciej Cencora2009-11-011-2/+14
| | | | PVS flush is needed before changing the vertex shader or vertex shader constants.
* r300g: split constant buffer and shader emittionMaciej Cencora2009-11-015-98/+152
|
* r300g: Adopt osiris' PSC data and swizzle.Corbin Simpson2009-11-011-40/+88
| | | | A fair amount more flexible and easier to maintain.
* nv50: handle TGSI_SEMANTIC_FACEChristoph Bumiller2009-11-011-0/+25
|
* nv50: make IF condition safeChristoph Bumiller2009-11-011-1/+3
| | | | | Don't assume that a SET that writes to IF's argument directly precedes the IF.
* nv50: implement TGSI_OPCODE_AND/OR/XORChristoph Bumiller2009-11-011-0/+47
| | | | | Will use AND for gl_FrontFacing, the face input is either 0 or 0xffffffff.
* nv50: fix textures with block size != cppChristoph Bumiller2009-10-312-37/+48
| | | | | | | | | | | First, using width * block size as pitch is evidently wrong if a block contains more than 1 texel. For tiled textures, since a block occupies a contiguous area of memory, y addressing in m2mf has to be done by block index, not the y coordinate itself. This should fix compressed textures.
* nouveau: Support X8R8G8B8 textures on nv30, nv40 and RTs on nv10-nv40.Younes Manton2009-10-317-0/+15
|
* nv50: use SIFC also for shader uploadChristoph Bumiller2009-10-313-56/+120
| | | | Adds a more generic SIFC transfer function.
* nv50: make MRTs workChristoph Bumiller2009-10-312-0/+15
| | | | | | | We have to indicate to the hw whether the FP exports multiple colour results. Method 0x121c is used to specify the number of RTs. Also deactivate zeta explicitly if there's no zsbuf.
* radeon: add missing includeDave Airlie2009-10-311-0/+1
|
* r300g: correct the pitch calculation for smaller mipmapsMarek Olšák2009-10-312-7/+2
|
* r300g: pretend NPOT supportMarek Olšák2009-10-311-1/+3
| | | | | It's requires to get GL2.1, therefore, much more piglit tests can be used for testing. Figure out later how to emulate this.
* r300g: fix reading from the destination buffer in blendingMarek Olšák2009-10-311-0/+2
|
* r300g: add precalculating of pixel pitch, add a new NPOT flagMarek Olšák2009-10-313-17/+42
|
* r300g: remove unnecessary assertionsMarek Olšák2009-10-312-5/+2
| | | | Also, correct typos in comments.
* r300g: fix crash in r300_is_texture_referencedMarek Olšák2009-10-312-2/+2
| | | | Also, a subtle fix in emitting a texture state
* radeon: use _mesa_get_current_tex_unitDave Airlie2009-10-311-1/+1
|
* ARB prog parser: regenerated filesBrian Paul2009-10-302-294/+321
|
* ARB prog parser: new set_src_reg(), set_dst_reg() helpersBrian Paul2009-10-301-28/+55
| | | | These functions do sanity checks on the register file and index.
* mesa: better error messageBrian Paul2009-10-301-2/+2
|
* intel: Use GTT mapping when available for swrast.Eric Anholt2009-10-303-1/+88
| | | | | | | This improves piglit quick.tests runtime from 19:33 minutes to 6:06 on my GM45. It should also hide most of the A17 swizzling issues, though they'll still exist when swapping occurs (which is the kernel's problem either way).
* x86: Fix the test for negative pixel count in optimized rgb565 spans.Eric Anholt2009-10-301-1/+1
| | | | | There's a bunch of bogus looking stuff the count handling in this code, but this fixes the testcases we have.
* intel: Fix up z24_x8 depth spans since the texformat merge.Eric Anholt2009-10-301-12/+6
|
* i965: Add an index assert on get_fp_inst array like other compiler arrays.Eric Anholt2009-10-301-0/+1
|
* i965: Fix BRW_WM_MAX_INSN to reflect current limits.Eric Anholt2009-10-301-2/+1
| | | | Part of fixing bug #24355.
* intel: Set the texture format in the TFP path.Eric Anholt2009-10-301-3/+6
| | | | | | | | | | | | This fixes a regression in piglit's tfp test as of 11caea687e3f10ae12d33e44edf84635f73047dd. Additionally, set the texture format for the RGB textures to MESA_FORMAT_XRGB8888 and support it in the hw paths so that hopefully sw fallbacks involving TFP get better alpha behavior. The radeon drivers appear to need the same fix. Bug #24803
* r600: remove duplicate lineAlex Deucher2009-10-301-1/+0
|
* r600: fill in some missing tex formatsAlex Deucher2009-10-301-0/+46
| | | | | | | | | This improves shadowtex since the component ordering is at least correct now, but I'm not sure how to deal with texturing from a depth surface yet due to differences in depth and color tile layouts. Signed-off-by: Alex Deucher <[email protected]>
* r600: fix a warning, update commentsAlex Deucher2009-10-301-3/+3
|
* r600: use AUTO_INDEX for draw - saves cmd buffer spaceAndre Maasikas2009-10-301-18/+10
| | | | also seems we can use INDX_OFFSET if start != 0
* intel: fix up some XRGB breakageBrian Paul2009-10-303-3/+6
| | | | | We weren't choosing the right XRGB span functions for reading the framebuffer. XRGB formats still aren't turned on yet though.
* mesa: fix inverted buffer object testBrian Paul2009-10-301-1/+1
| | | | Fixes bug 24799.
* mesa: fix incorrect format info for MESA_FORMAT_SL8Brian Paul2009-10-301-3/+3
| | | | Fixes bugs 24798 and 24801.
* softpipe: Respect gl_rasterization_rules in primitive setup.Michal Krol2009-10-301-14/+26
|
* intel: update intel_create_renderbuffer(format), add XRGB supportBrian Paul2009-10-2912-36/+57
| | | | | | | | Pass a gl_format to intel_create_renderbuffer() instead of GLenum. Add cases for MESA_FORMAT_XRGB8888 textures and renderbuffers. However, we don't yet create any renderbuffers or textures with that format. It seems the default alpha value is zero instead of one. Need to investigate that first.
* mesa: fix _mesa_texstore_argb8888() for MESA_FORMAT_XRGB8888Brian Paul2009-10-291-1/+1
| | | | | | If we hit the general path and call _mesa_make_temp_chan_image() we always want to get a GL_RGBA texture. We were getting a 3-channel GL_RGB texture before and that messed up the memory layout.