aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* freedreno: add fd_context_batch() accessorRob Clark2018-09-058-10/+21
* freedreno/a6xx: fix mem2gmem for zsbufRob Clark2018-09-051-1/+4
* freedreno/batch: fix crash in !reorder caseRob Clark2018-09-051-2/+8
* freedreno/ir3: better compile_error() printingRob Clark2018-09-051-2/+16
* freedreno/a6xx: bordercolor fixesRob Clark2018-09-051-4/+25
* freedreno: fix context teardown harderRob Clark2018-09-054-8/+8
* freedreno/ir3: ignore unused inputsRob Clark2018-09-051-1/+29
* freedreno/a6xx: fix debug build crashRob Clark2018-09-051-0/+7
* svga: rename face to layer_faceCharmaine Lee2018-09-051-22/+25
* svga: encode sample count in resource declarationsBrian Paul2018-09-054-0/+6
* svga: sync with upstream changes to surface flagsCharmaine Lee2018-09-059-14/+19
* svga: avoid try_blit() for some depth formats on non vgpu10.Neha Bhende2018-09-051-0/+13
* svga: convert dst format to linear when blending is enabled.Neha Bhende2018-09-051-1/+3
* winsys/svga: Avoid cap2 code path for nowNeha Bhende2018-09-051-13/+5
* svga: start using SVGA3dCmdIntraSurfaceCopy command for svga_blit.Neha Bhende2018-09-051-0/+112
* svga/winsys: Add cap2 support in winsysNeha Bhende2018-09-054-2/+38
* svga: Add SVGA3dCmdIntraSurfaceCopy command support in OpenGL driverNeha Bhende2018-09-053-0/+49
* svga: update device header files from upstreamBrian Paul2018-09-0515-196/+569
* winsys/drm: Fix assert when try to accumulate an invalid fdCharmaine Lee2018-09-051-2/+7
* loader: Drop unused argument from dri3_update_drawable().Eric Anholt2018-09-051-4/+3
* i965/fs: include multisamplers on image_intrinsic_coord_componentsAlejandro Piñeiro2018-09-051-0/+2
* i965: move brw_nir_lower_gl_images callAlejandro Piñeiro2018-09-052-1/+10
* intel/compiler: rename brw_nir_lower_glsl_imagesAlejandro Piñeiro2018-09-053-5/+5
* intel/compiler: remove unused variable num_imagesAlejandro Piñeiro2018-09-051-2/+0
* winsys/virgl/vtest: Correct off-by-one error in resource allocationGert Wollny2018-09-051-4/+9
* winsys/virgl: Initialize value to silence valgrindGert Wollny2018-09-051-1/+1
* winsys/virgl: correct resource and handle allocation (v2)Gert Wollny2018-09-051-5/+18
* virgl: use hw-atomics instead of in-ssbo onesTomeu Vizoso2018-09-057-2/+89
* virgl: update minor differences to upstream headerErik Faye-Lund2018-09-051-1/+1
* gallium: add PIPE_CAP_MAX_COMBINED_HW_ATOMIC_COUNTER{S,_BUFFERS}Erik Faye-Lund2018-09-055-9/+29
* gallium: add PIPE_CAP_MAX_COMBINED_SHADER_BUFFERSErik Faye-Lund2018-09-055-2/+13
* st/mesa: simplify MaxAtomicBufferSize-logicErik Faye-Lund2018-09-051-4/+3
* st/mesa: clean up atomic vs ssbo codeErik Faye-Lund2018-09-051-6/+21
* st/mesa: use real bool for can_uboErik Faye-Lund2018-09-051-3/+3
* gallium/u_threaded: increase batch size to increase performanceMarek Olšák2018-09-041-1/+1
* st/vdpau: silence an unitialized-variable warningMarek Olšák2018-09-041-1/+1
* st/mesa: help fix stencil border color for GL_DEPTH_STENCIL texturesMarek Olšák2018-09-041-0/+3
* glsl_to_tgsi: Fix potential leakErnestas Kulik2018-09-041-3/+4
* u_vbuf: Fix leakErnestas Kulik2018-09-041-0/+1
* freedreno: Drop a bunch of duplicated gallium PIPE_CAP default code.Eric Anholt2018-09-041-108/+2
* v3d: Drop a bunch of duplicated gallium PIPE_CAP default code.Eric Anholt2018-09-041-151/+0
* vc4: Drop a bunch of duplicated gallium PIPE_CAP default code.Eric Anholt2018-09-042-184/+1
* gallium: Add a helper for implementing PIPE_CAP_* default values.Eric Anholt2018-09-0419-35/+403
* intel/compiler: Remove redundant nir_remove_dead_variables callJason Ekstrand2018-09-041-2/+0
* intel: compiler: remove dead local variables at optimization passLionel Landwerlin2018-09-031-0/+5
* intel/decoder: fix the possible out of bounds group_iterAndrii Simiklit2018-09-031-1/+4
* radv: Fix CMASK dimensions.Bas Nieuwenhuizen2018-09-031-2/+2
* radv: Use a lower max offchip buffer count.Bas Nieuwenhuizen2018-09-031-2/+22
* radv: Add VEGA20 support.Bas Nieuwenhuizen2018-09-032-0/+2
* radv: don't expose linear depth surfaces on SI/CIK/VI either.Dave Airlie2018-09-031-3/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-03 08:41:53 +0000