aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* radeon/vcn: implement vcn 2.0 jpeg decodeBoyuan Zhang2019-07-031-56/+157
* radeon/vcn: add direct register boolBoyuan Zhang2019-07-032-0/+3
* radeon/vcn: add defines for vcn 2.0 jpegBoyuan Zhang2019-07-031-0/+25
* radeon/vcn: use variable to assign ib cmdBoyuan Zhang2019-07-033-40/+128
* radeon/vcn: implement vcn 2.0 encodeBoyuan Zhang2019-07-034-5/+220
* radeon/vcn: add vcn2.0 encode skeletonBoyuan Zhang2019-07-034-0/+81
* radeon/vcn: move vcn1.0 specific defines to cBoyuan Zhang2019-07-032-29/+29
* radeon/vcn: assign function pointer with ib functionsBoyuan Zhang2019-07-033-165/+182
* radeon/vcn: add function pointer for ib functionsBoyuan Zhang2019-07-031-0/+32
* radeon/vcn: move header related algorithm to vcn_encBoyuan Zhang2019-07-033-122/+142
* radeon/vcn: move add buf func to common fileBoyuan Zhang2019-07-033-16/+17
* radeon/vcn: move cs defines to enc header fileBoyuan Zhang2019-07-032-10/+10
* radeon/vcn: add VP9 support for Navi10Leo Liu2019-07-031-10/+20
* radeonsi: enable encode support for newer HWLeo Liu2019-07-031-5/+3
* radeon/vcn: add VCN2 set of internal registers for IBLeo Liu2019-07-032-9/+31
* radeonsi/uvd: allow newer HW to create HW decoderLeo Liu2019-07-031-2/+1
* ac/surface/gfx10: allow "rotated" micro modeNicolai Hähnle2019-07-032-8/+8
* ac/surface/gfx10: DCC is only supported with SW_64KB_{Z,R}_X modesNicolai Hähnle2019-07-031-3/+10
* amd/addrlib/gfx10: forbid DCC for swizzle modes which the hardware does not s...Nicolai Hähnle2019-07-031-3/+2
* amd/addrlib/gfx10: fix assertion in Addr2IsValidDisplaySwizzleModeNicolai Hähnle2019-07-031-0/+1
* amd/common/gfx10: print gfx10 registers in debug dumpsNicolai Hähnle2019-07-031-1/+3
* amd/common/gfx10: CMASK is only used for FMASKNicolai Hähnle2019-07-031-2/+3
* amd/common/gfx10: support new tbuffer encodingNicolai Hähnle2019-07-031-2/+45
* amd/common/gfx10: pad shader buffers for instruction prefetchNicolai Hähnle2019-07-031-0/+19
* amd/common/gfx10: implement scan & reduce operationsNicolai Hähnle2019-07-031-8/+104
* amd/common/gfx10: add GS_ALLOC_REQ message defineNicolai Hähnle2019-07-031-0/+1
* amd/common/gfx10: print out GCR_CNTL as part of {ACQUIRE,RELEASE}_MEMNicolai Hähnle2019-07-031-11/+17
* amd/common/gfx10: add register JSONNicolai Hähnle2019-07-0311-29/+22383
* amd/common: add GFX10 chipsNicolai Hähnle2019-07-035-5/+28
* radv: gfx10 is not supportedNicolai Hähnle2019-07-031-0/+3
* amd/addrlib: add gfx10 supportMarek Olšák2019-07-0319-40/+12176
* radeonsi: make emit_streamout_output externally accessibleNicolai Hähnle2019-07-032-7/+12
* radeonsi: pass the context to query destroy functionsNicolai Hähnle2019-07-033-11/+10
* radeonsi: make si_restore_qbo_state externally availableNicolai Hähnle2019-07-033-14/+14
* radeonsi: make get_primitive_id externally visibleNicolai Hähnle2019-07-032-5/+7
* radeonsi: make si_llvm_export_vs externally availableNicolai Hähnle2019-07-032-12/+17
* radeonsi: various si_translate_*format functions only apply to pre-gfx10Nicolai Hähnle2019-07-031-0/+6
* radeonsi: use a fragment shader blit instead of DB->CB copy for ZS CPU mappingsMarek Olšák2019-07-034-154/+52
* gallium/u_blitter: implement copying from ZS to color and vice versaMarek Olšák2019-07-035-35/+314
* gallium/util: rewrite depth-stencil blit shadersMarek Olšák2019-07-033-183/+46
* st/mesa: accelerate glCopyPixels(STENCIL)Marek Olšák2019-07-031-20/+38
* glsl/standalone: meson test for --dump-builderYevhenii Kolesnikov2019-07-032-0/+23
* glsl/standalone: exit on unsupported texture functionsSergii Romantsov2019-07-031-1/+14
* radeonsi: make gl_SampleMaskIn = 0x1 when MSAA is disabledPierre-Eric Pelloux-Prayer2019-07-031-1/+2
* gallium/u_blitter: enable MSAA when blitting to MSAA surfacesBrian Paul2019-07-031-22/+34
* virgl: Clear the valid buffer range when possibleAlexandros Frantzis2019-07-032-0/+24
* swr/swr: Enable ARB_viewport_arrayJan Zielinski2019-07-037-48/+60
* radv: Support VK_EXT_queue_family_foreign.Bas Nieuwenhuizen2019-07-033-3/+7
* radv: Fix interactions between variable descriptor count and inline uniform b...Bas Nieuwenhuizen2019-07-031-1/+5
* winsys/amdgpu: Make KMS handles valid for original DRM file descriptorMichel Dänzer2019-07-036-11/+24
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-04 06:07:50 +0000