index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
Commit message (
Expand
)
Author
Age
Files
Lines
*
radeonsi: use num_cs_dw_queries_suspend
Marek Olšák
2018-04-05
1
-2
/
+6
*
radeonsi: remove r600_pipe_common::need_gfx_cs_space
Marek Olšák
2018-04-05
3
-17
/
+4
*
radeonsi: remove r600_pipe_common::set_atom_dirty
Marek Olšák
2018-04-05
3
-5
/
+1
*
radeonsi: remove r600_pipe_common::check_vm_faults
Marek Olšák
2018-04-05
3
-9
/
+2
*
radeonsi: call CS flush functions directly whenever possible
Marek Olšák
2018-04-05
8
-24
/
+24
*
radeonsi: skip DCC render feedback checking if color writes are disabled
Marek Olšák
2018-04-05
3
-5
/
+23
*
meson: Set .so version for xa like autotools does
Dylan Baker
2018-04-05
1
-1
/
+3
*
anv: Make blorp update the clear color.
Rafael Antognolli
2018-04-05
3
-63
/
+66
*
anv: Use clear address for HiZ fast clears too.
Rafael Antognolli
2018-04-05
3
-3
/
+27
*
anv: Emit the fast clear color address, instead of value.
Rafael Antognolli
2018-04-05
3
-4
/
+70
*
anv: Add a helper to extract clear color from the attachment.
Rafael Antognolli
2018-04-05
2
-13
/
+21
*
i965/surface_state: Emit the clear color address instead of value.
Rafael Antognolli
2018-04-05
1
-0
/
+22
*
i965/blorp: Update the fast clear value buffer.
Rafael Antognolli
2018-04-05
2
-0
/
+29
*
i965: Add aux_buf variable to simplify code.
Rafael Antognolli
2018-04-05
2
-21
/
+14
*
i965/miptree: Add new clear color BO for winsys aux buffers
Rafael Antognolli
2018-04-05
1
-0
/
+17
*
i965/miptree: Add space to store the clear value in the aux surface.
Rafael Antognolli
2018-04-05
2
-0
/
+33
*
intel/blorp: Update clear color state buffer during fast clears.
Rafael Antognolli
2018-04-05
1
-0
/
+48
*
intel/blorp: Only copy clear color when doing a resolve.
Rafael Antognolli
2018-04-05
1
-4
/
+9
*
intel/blorp: Add support for fast clear address.
Rafael Antognolli
2018-04-05
1
-5
/
+13
*
intel/isl: Add support to emit clear value address.
Rafael Antognolli
2018-04-05
2
-4
/
+23
*
intel: Use Clear Color struct size.
Rafael Antognolli
2018-04-05
6
-15
/
+35
*
intel/genxml: Add Clear Color struct to gen10+.
Rafael Antognolli
2018-04-05
2
-0
/
+18
*
intel/genxml: Use a single field for clear color address on gen10.
Rafael Antognolli
2018-04-05
2
-8
/
+6
*
genxml: Preserve fields that share dword space with addresses.
Rafael Antognolli
2018-04-05
1
-2
/
+6
*
anv/image: Do not override lower bits of dword.
Rafael Antognolli
2018-04-05
2
-15
/
+12
*
radv: implement a fast prefetch path for the vertex stage
Samuel Pitoiset
2018-04-05
1
-10
/
+30
*
radv: rename radv_emit_prefetch() to radv_emit_prefetch_L2()
Samuel Pitoiset
2018-04-05
1
-19
/
+11
*
radv: use a mask for VBOs and shaders prefetching
Samuel Pitoiset
2018-04-05
2
-27
/
+51
*
gallium/pp: fix MLAA shaders
Marek Olšák
2018-04-04
1
-4
/
+4
*
gallium/pp: use user constant buffers
Marek Olšák
2018-04-04
4
-33
/
+25
*
st/mesa: set stencil border color the same as intensity
Marek Olšák
2018-04-04
1
-0
/
+2
*
Fix use of alloca() without #include <c99_alloca.h>
Jon Turney
2018-04-04
1
-0
/
+1
*
radv: implement out-of-order rasterization when it's safe on VI+
Samuel Pitoiset
2018-04-04
6
-3
/
+279
*
radv: change blend_enable field to use four bits per CB
Samuel Pitoiset
2018-04-04
1
-3
/
+5
*
radv: scan which color blend attachments are enabled
Samuel Pitoiset
2018-04-04
1
-0
/
+2
*
radv: put more fields in radv_blend_state
Samuel Pitoiset
2018-04-04
1
-20
/
+17
*
radv: do not always disable dual quad mode when chip has RbPlus
Samuel Pitoiset
2018-04-04
1
-3
/
+17
*
radv: don't use the SPI barrier management bug workaround
Samuel Pitoiset
2018-04-04
1
-0
/
+5
*
radv: mask out high VM address bits in registers where needed
Samuel Pitoiset
2018-04-04
3
-19
/
+19
*
intel: compiler: silence compiler warning
Lionel Landwerlin
2018-04-04
1
-0
/
+1
*
compiler/spirv: set is_shadow for depth comparitor sampling opcodes
Iago Toral Quiroga
2018-04-04
1
-1
/
+2
*
i965: Extend the negative 32-bit deltas to 64-bits
Sergii Romantsov
2018-04-03
1
-1
/
+1
*
nir/lower_vec_to_movs: Only coalesce if the vec had a SSA destination
Jason Ekstrand
2018-04-03
1
-1
/
+6
*
anv: Fix close(fd) before import issue in vkCreateDmaBufImageINTEL
Kevin Strasser
2018-04-03
1
-2
/
+2
*
glsl: always call do_lower_jumps() after loop unrolling
Timothy Arceri
2018-04-04
1
-0
/
+18
*
vulkan/wsi/wayland: fix leaks
James Legg
2018-04-03
1
-0
/
+4
*
st/mesa: Also use PIPE_FORMAT_R8G8B8A8_SRGB for framebuffer_sRGB.
Jakob Bornecrantz
2018-04-03
1
-1
/
+2
*
intel: gen-decoder: print all dword a field belongs to
Lionel Landwerlin
2018-04-03
2
-7
/
+9
*
intel: genxml: decode variable length MI_LRI
Lionel Landwerlin
2018-04-03
10
-0
/
+40
*
intel: gen-decoder: don't decode fields beyond a dword length
Lionel Landwerlin
2018-04-03
1
-15
/
+26
[next]