aboutsummaryrefslogtreecommitdiffstats
path: root/src/panfrost/midgard/midgard_ra.c
Commit message (Expand)AuthorAgeFilesLines
* pan/mdg: Dual source blend input/writeout supportIcecream952020-07-151-0/+9
* pan/mdg: Respect type/mask in mir_lower_special_readsAlyssa Rosenzweig2020-07-071-9/+10
* pan/mdg: Remove bundle interference codeAlyssa Rosenzweig2020-07-021-66/+0
* pan/mdg: Don't assign destination in writeout block to r1Alyssa Rosenzweig2020-07-021-1/+51
* pan/mdg: Precolour blend inputsAlyssa Rosenzweig2020-06-151-0/+10
* pan/mdg: Analyze types for 64-bitness in RAAlyssa Rosenzweig2020-06-121-1/+15
* pan/mdg: Add new depth writeout codeIcecream952020-06-101-1/+8
* pan/mdg: Remove old depth writeout codeIcecream952020-06-101-8/+2
* pan/mdg: Move r1.w writeout to branch->destIcecream952020-06-101-4/+4
* pan/mdg: Treat packs "specially"Alyssa Rosenzweig2020-06-011-0/+3
* panfrost: Limit blend shader work countAlyssa Rosenzweig2020-05-211-2/+7
* pan/mdg: Use shifts instead of division for RA sizesAlyssa Rosenzweig2020-05-211-41/+44
* pan/mdg: Round up bytemasks when spillingAlyssa Rosenzweig2020-05-211-2/+4
* pan/mdg: Set RA bounds for fp16Alyssa Rosenzweig2020-05-211-1/+13
* pan/mdg: Eliminate load_64Alyssa Rosenzweig2020-05-211-3/+0
* pan/mdg: Use type size to determine alignmentAlyssa Rosenzweig2020-05-211-3/+5
* pan/lcra: Allow per-variable bounds to be setAlyssa Rosenzweig2020-05-211-2/+5
* pan/lcra: Remove unused alignment parametersAlyssa Rosenzweig2020-05-211-1/+1
* pan/mdg: Ignore dest.type when offseting load swizzleAlyssa Rosenzweig2020-05-211-1/+1
* pan/mdg: Streamline dest_override handlingAlyssa Rosenzweig2020-05-211-5/+3
* pan/mdg: Remove redundant redundancyAlyssa Rosenzweig2020-05-211-3/+0
* pan/mdg: Respect !32-bit sizes in RAAlyssa Rosenzweig2020-05-211-4/+8
* pan/mdg: Remove mir_*size routinesAlyssa Rosenzweig2020-05-211-29/+35
* pan/midgard: Remove incorrect comment in RAAlyssa Rosenzweig2020-03-121-7/+0
* panfrost: Move lcra to panfrost/utilAlyssa Rosenzweig2020-03-121-1/+0
* pan/midgard: Subclass midgard_block from pan_blockAlyssa Rosenzweig2020-03-111-5/+9
* pan/midgard: Force address alignmentAlyssa Rosenzweig2020-02-271-0/+10
* pan/midgard: Fix load/store argument sizingAlyssa Rosenzweig2020-02-271-2/+3
* pan/midgard: Partially fix 64-bit swizzle alignmentAlyssa Rosenzweig2020-02-271-0/+15
* pan/midgard: Implement barriersAlyssa Rosenzweig2020-02-161-0/+3
* pan/midgard: Add nir_intrinsic_store_zs_output_pan supportBoris Brezillon2020-02-051-2/+8
* pan/midgard: Generate MRT writeout loopsAlyssa Rosenzweig2020-01-021-0/+21
* pan/midgard: Do witchcraft on texture offsetsAlyssa Rosenzweig2019-12-241-16/+16
* pan/midgard: Extend IS_VEC4_ONLY to argumentsAlyssa Rosenzweig2019-12-241-1/+5
* pan/midgard: Implement textureOffset for 2D texturesAlyssa Rosenzweig2019-12-201-1/+29
* pan/midgard: Set r1.w magicAlyssa Rosenzweig2019-12-161-1/+4
* pan/midgard: Writeout per render targetAlyssa Rosenzweig2019-12-161-2/+7
* pan/midgard: Force alignment for csel_vAlyssa Rosenzweig2019-12-121-0/+8
* pan/midgard: Don't use no_spill for memory spill srcAlyssa Rosenzweig2019-12-121-2/+4
* pan/midgard: Use no_spill bitmaskAlyssa Rosenzweig2019-12-121-4/+4
* pan/midgard: Dynamically allocate r26/27 for spillsAlyssa Rosenzweig2019-12-121-1/+1
* pan/midgard: Remove code marked "TODO: remove me"Alyssa Rosenzweig2019-12-121-5/+0
* pan/midgard: Remove consecutive_skip codeAlyssa Rosenzweig2019-12-121-18/+8
* pan/midgard: Move bounds checking into LCRAAlyssa Rosenzweig2019-12-121-8/+3
* pan/midgard: Remove spill cost heuristicAlyssa Rosenzweig2019-12-121-21/+0
* pan/midgard: Simplify spillability testAlyssa Rosenzweig2019-12-121-27/+9
* pan/midgard: Split spill node selection/spillingAlyssa Rosenzweig2019-12-121-20/+30
* pan/midgard: Move spilling code out of schedulerAlyssa Rosenzweig2019-12-121-2/+250
* pan/midgard: Introduce quirks checksAlyssa Rosenzweig2019-11-201-2/+3
* pan/midgard: Fix masks/alignment for 64-bit loadsAlyssa Rosenzweig2019-11-171-4/+9
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 04:08:53 +0000