index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
Commit message (
Expand
)
Author
Age
Files
Lines
*
Revert "r200: make use of DMA buffers for Elts a lot better."
Dave Airlie
2009-06-29
3
-19
/
+16
*
radeon: Always initialize front and back renderbuffers if present
Nicolai Hähnle
2009-06-27
1
-2
/
+1
*
radeon: Update .gitignore
Nicolai Hähnle
2009-06-27
2
-2
/
+25
*
Merge branch 'arb_vertex_array_object'
Brian Paul
2009-06-26
2
-19
/
+47
|
\
|
*
intel: enable GL_ARB_vertex_array_object extension
Brian Paul
2009-06-22
1
-0
/
+2
|
*
mesa: regenerated files related to GL_ARB_vertex_array_object
Brian Paul
2009-06-19
1
-19
/
+45
*
|
Merge branch 'mesa_7_5_branch'
Brian Paul
2009-06-26
1
-0
/
+11
|
\
\
|
*
|
intel / DRI2: Additional flush of fake front-buffer to real front-buffer
Ian Romanick
2009-06-26
1
-0
/
+11
*
|
|
i965: fix fetching constants from constant buffer in glsl path
Roland Scheidegger
2009-06-26
4
-17
/
+16
*
|
|
r200: make use of DMA buffers for Elts a lot better.
Dave Airlie
2009-06-26
3
-16
/
+19
*
|
|
r200: only emit unitneeded textures
Dave Airlie
2009-06-26
1
-0
/
+2
*
|
|
radeon: fix hw texture limits
Roland Scheidegger
2009-06-25
3
-9
/
+14
*
|
|
radeon/r200: add some hw texture limits
Dave Airlie
2009-06-25
2
-2
/
+8
*
|
|
radeon: fix stupidity in cs space check code.
Dave Airlie
2009-06-25
1
-2
/
+6
*
|
|
intel: fix additional merge conflicts missed in previous commit
Brian Paul
2009-06-24
2
-18
/
+0
*
|
|
Merge branch 'mesa_7_5_branch'
Brian Paul
2009-06-24
4
-1
/
+22
|
\
|
|
|
*
|
i965: handle OPCODE_SWZ in the glsl path
Roland Scheidegger
2009-06-22
1
-0
/
+1
|
*
|
intel: intel_texture_drawpixels() can't handle GL_DEPTH_STENCIL.
Michel Dänzer
2009-06-22
1
-1
/
+1
|
*
|
i965: added intelFlush() call in intel_get_tex_image()
Brian Paul
2009-06-22
1
-0
/
+6
|
*
|
intel: Fix other metaops versus GL_COMPILE_AND_EXECUTE dlists.
Eric Anholt
2009-06-19
2
-3
/
+3
|
*
|
intel: Fix glClear behavior versus display lists.
Eric Anholt
2009-06-19
1
-1
/
+1
|
*
|
radeons: use dp4 for position invariant vertex programs
Roland Scheidegger
2009-06-19
3
-0
/
+6
|
*
|
intel: remove extra \n from warning string
Brian Paul
2009-06-17
1
-1
/
+1
|
*
|
i965: fix 1D texture borders with GL_CLAMP_TO_BORDER
Robert Ellison
2009-06-17
1
-0
/
+10
|
*
|
i965: send all warnings through _mesa_warning()
Robert Ellison
2009-06-17
1
-1
/
+1
|
*
|
i965: fix segfault on low memory conditions
Robert Ellison
2009-06-17
1
-0
/
+7
|
*
|
i915: Don't put VBOs in graphics memory unless required for an operation.
Eric Anholt
2009-06-17
2
-1
/
+40
|
*
|
i915: Fall back on NPOT textured metaops on 830-class.
Eric Anholt
2009-06-17
3
-0
/
+30
|
*
|
i915: Restore the Viewport and DepthRange functions on 8xx.
Eric Anholt
2009-06-17
1
-0
/
+21
|
*
|
i956: Make state dependency of SF on drawbuffer bounds match Mesa's.
Eric Anholt
2009-06-17
1
-2
/
+5
|
*
|
intel: Don't complain on falling back from PBO fastpaths.
Eric Anholt
2009-06-17
1
-3
/
+3
|
*
|
i915: Use Stencil.Enabled instead of Stencil._Enabled in DrawBuffers.
Eric Anholt
2009-06-17
1
-1
/
+1
|
*
|
i915: Only use the new 945 cube layout for compressed textures.
Eric Anholt
2009-06-17
1
-1
/
+4
|
*
|
i965: Fix varying payload reg assignment for the non-GLSL-instructions path.
Eric Anholt
2009-06-17
1
-8
/
+10
|
*
|
i965: Fix register allocation of GLSL fp inputs.
Eric Anholt
2009-06-17
4
-13
/
+27
|
*
|
intel: Use FRONT_AND_BACK for StencilOp as well.
Eric Anholt
2009-06-17
1
-1
/
+2
|
*
|
intel: Use GL_FRONT_AND_BACK for stencil clearing.
Eric Anholt
2009-06-17
1
-1
/
+2
|
*
|
intel: Skip the DRI2 renderbuffer update when doing Viewport on an FBO.
Eric Anholt
2009-06-17
1
-1
/
+1
|
*
|
intel: Map write-only buffer objects through the GTT when possible.
Eric Anholt
2009-06-17
2
-2
/
+15
|
*
|
mesa: added null ptr check in Fake_glXCreatePixmap()
Brian Paul
2009-06-17
1
-1
/
+1
|
*
|
GLX: attempt to fix glean makeCurrent test cases.
Brian Paul
2009-06-17
1
-1
/
+5
*
|
|
i965: Disable texture tiling by default.
Eric Anholt
2009-06-23
1
-5
/
+1
*
|
|
i965: Set the max index buffer address correctly according to the docs.
Eric Anholt
2009-06-23
1
-1
/
+1
*
|
|
i965: Don't set a reserved bit in MI_FLUSH.
Eric Anholt
2009-06-23
1
-1
/
+1
*
|
|
i965: Fix depth-texture Y-tiling detection for sized internal formats.
Eric Anholt
2009-06-23
4
-3
/
+9
*
|
|
i965: Fix packed depth/stencil textures to be Y-tiled as well.
Eric Anholt
2009-06-23
2
-1
/
+4
*
|
|
intel: Bail on blits with non-tile-aligned offsets.
Eric Anholt
2009-06-23
1
-6
/
+18
*
|
|
intel: Avoid trying to do blits to Y tiled regions.
Eric Anholt
2009-06-23
10
-90
/
+137
*
|
|
intel: Fix some potential writes to zero-copy PBOs when used as regions.
Eric Anholt
2009-06-23
5
-10
/
+13
*
|
|
intel: Remove long-unused intel_region_fill and intelEmitFillBlit.
Eric Anholt
2009-06-23
4
-106
/
+0
[next]