aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri
Commit message (Expand)AuthorAgeFilesLines
* i965: Add MESA_FORMAT_B8G8R8X8_SRGB to brw_format_for_mesa_formatNeil Roberts2015-12-131-0/+1
* i965/fs: Use the correct source for local memory load offsetsJason Ekstrand2015-12-111-1/+1
* i965: Add Gen8+ tessellation control shader state (3DSTATE_HS).Kenneth Graunke2015-12-111-13/+51
* i965: Add Gen7+ tessellation engine state (3DSTATE_TE).Kenneth Graunke2015-12-111-8/+28
* i965: Add Gen8+ tessellation evaluation shader state (3DSTATE_DS).Kenneth Graunke2015-12-111-7/+59
* i965: Add tessellation shader push constant support.Kenneth Graunke2015-12-117-29/+63
* i965: Add tessellation shader sampler support.Kenneth Graunke2015-12-114-1/+51
* i965: Add tessellation shader surface support.Kenneth Graunke2015-12-1110-11/+389
* i965: Make fs_visitor::emit_urb_writes set EOT for TES as well.Kenneth Graunke2015-12-111-1/+1
* i965: Don't hardcode g1 for URB handles in fs_visitor::emit_urb_writes().Kenneth Graunke2015-12-111-4/+5
* i965: Make brw_set_message_descriptor() non-static.Kenneth Graunke2015-12-112-1/+9
* i965: Move brw_cs_fill_local_id_payload() to libi965_compilerKristian Høgsberg Kristensen2015-12-114-40/+43
* i965/gen9: Don't do fast clears when GL_FRAMEBUFFER_SRGB is enabledNeil Roberts2015-12-111-0/+11
* i965/gen9: Allow fast clears for non-MSRT SRGB buffersNeil Roberts2015-12-111-1/+2
* i965/gen9: Resolve SRGB color buffers when GL_FRAMEBUFFER_SRGB enabledNeil Roberts2015-12-111-0/+27
* i965/gen8+: Don't upload the MCS buffer for single-sampled texturesNeil Roberts2015-12-111-1/+5
* i965/meta-fast-clear: Disable GL_FRAMEBUFFER_SRGB during clearNeil Roberts2015-12-111-0/+16
* nir: Get rid of *_indirect variants of input/output load/store intrinsicsJason Ekstrand2015-12-105-139/+138
* i965/fs_nir: Refactor store_output, load_input, and load_uniformJason Ekstrand2015-12-101-26/+19
* i965: Check base format to determine whether to use tiled memcpyNeil Roberts2015-12-102-6/+8
* i965/gen8: Allow rendering to B8G8R8X8Neil Roberts2015-12-101-4/+5
* i965/gen9: Allow fast clear for MSRT formats matching renderNeil Roberts2015-12-101-4/+11
* i965/gen9/fast-clear: Handle linear→SRGB conversionNeil Roberts2015-12-101-0/+11
* i965: Enable ARB_compute_shader extension on supported hardwareJordan Justen2015-12-092-5/+8
* i965/nir: Implement shared variable atomic operationsJordan Justen2015-12-092-0/+60
* i965: Lower shared variable references to intrinsic callsJordan Justen2015-12-091-0/+3
* i965: Enable shared local memory for CS shared variablesJordan Justen2015-12-093-0/+27
* i965/fs: Handle nir shared variable store intrinsicJordan Justen2015-12-091-0/+48
* i965/fs: Handle nir shared variable load intrinsicJordan Justen2015-12-091-0/+28
* i965: Disable vector splitting on shared variablesJordan Justen2015-12-091-0/+1
* i965: Resolve color and flush for all active shader images in intel_update_st...Francisco Jerez2015-12-091-0/+18
* i965: Document inconsistent units the URB size is represented in.Francisco Jerez2015-12-092-1/+12
* i965: Hook up L3 partitioning state atom.Francisco Jerez2015-12-092-2/+6
* i965: Work around L3 state leaks during context switches.Francisco Jerez2015-12-094-5/+73
* i965: Add debug flag to print out the new L3 state during transitions.Francisco Jerez2015-12-093-0/+19
* i965: Implement L3 state atom.Francisco Jerez2015-12-093-0/+88
* i965: Calculate appropriate L3 partition weights for the current pipeline state.Francisco Jerez2015-12-092-0/+54
* i965: Implement selection of the closest L3 configuration based on a vector o...Francisco Jerez2015-12-091-0/+95
* i965: Define and use REG_MASK macro to make masked MMIO writes slightly more ...Francisco Jerez2015-12-094-3/+9
* i965/hsw: Enable L3 atomics.Francisco Jerez2015-12-091-0/+14
* i965: Implement programming of the L3 configuration.Francisco Jerez2015-12-091-0/+95
* i965: Import tables enumerating the set of validated L3 configurations.Francisco Jerez2015-12-092-0/+168
* i965: Add slice count to the brw_device_info structure.Francisco Jerez2015-12-092-0/+25
* i965/gen8: Don't add workaround bits to PIPE_CONTROL stalls if DC flush is set.Francisco Jerez2015-12-091-1/+3
* i965: Define state flag to signal that the URB size has been altered.Francisco Jerez2015-12-093-0/+6
* i965: Keep track of whether LRI is allowed in the context struct.Francisco Jerez2015-12-092-1/+8
* i965: Adjust gen check in can_do_pipelined_register_writesFrancisco Jerez2015-12-091-2/+5
* i965: Define symbolic constants for some useful L3 cache control registers.Francisco Jerez2015-12-091-0/+53
* i965: Make uniform offsets be in terms of bytesJason Ekstrand2015-12-076-22/+49
* i965/nir_uniforms: Replace comps_per_unit with an is_scalar booleanJason Ekstrand2015-12-071-13/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 00:05:18 +0000