Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | [intel] Warnings fixes. | Eric Anholt | 2008-05-02 | 2 | -1/+1 |
| | |||||
* | [intel] Merge intel_ioctl.h. Not sure how this slipped by in the .c merge. | Eric Anholt | 2008-05-02 | 1 | -46/+0 |
| | |||||
* | [i965] short immediate values must be replicated to both halves of the dword | Keith Packard | 2008-04-25 | 1 | -2/+2 |
| | | | | | | The 32-bit immediate value in the i965 instruction word must contain two copies of any 16-bit constants. brw_imm_uw and brw_imm_w just needed to copy the value into both halves of the immediate value instruction field. | ||||
* | i965: fix DEPTH_TEXTURE_MODE (bug #14220) | Xiang, Haihao | 2008-04-22 | 2 | -7/+10 |
| | |||||
* | [i965] This is to fix random crash in some maps of Ut2004 demo. | Zou Nan hai | 2008-04-22 | 1 | -1/+1 |
| | | | | | | | e.g. bridge of fate. If vs output is big, driver may fall back to use 8 urb entries for vs, unfortunally, for some unknown reason, if vs is working at 4x2 mode, 8 entries is not enough, may lead to gpu hang. | ||||
* | i965: fixup depth buffer check | Dave Airlie | 2008-04-18 | 1 | -1/+1 |
| | |||||
* | i965: fix vb aperture space check | Dave Airlie | 2008-04-18 | 1 | -4/+8 |
| | |||||
* | 965: fix vb upload size check | Dave Airlie | 2008-04-18 | 1 | -3/+5 |
| | |||||
* | i965: fix gs_prog aperture check | Dave Airlie | 2008-04-18 | 1 | -2/+4 |
| | |||||
* | i965: initial attempt at fixing the aperture overflow | Dave Airlie | 2008-04-18 | 24 | -126/+340 |
| | | | | | | | | | Makes state emission into a 2 phase, prepare sets things up and accounts the size of all referenced buffer objects. The emit stage then actually does the batchbuffer touching for emitting the objects. There is an assert in dri_emit_reloc if a reloc occurs for a buffer that hasn't been accounted yet. | ||||
* | Revert "[i965] renable regative rhw test" | Xiang, Haihao | 2008-04-17 | 3 | -12/+16 |
| | | | | | This reverts commit 3158e981f5f37768e9b04765704b9eaece8b899b. rhw issue has gone away on IGD. | ||||
* | i965: depth offset on glPolygonMode(GL_LINE/GL_POINT) | Xiang, Haihao | 2008-03-28 | 1 | -2/+2 |
| | |||||
* | [965] Fix massively broken state cache dirty flagging. | Michal Wajdeczko | 2008-03-26 | 1 | -2/+6 |
| | | | | | It was flagging a last_bo update even when last_bo didn't change, but another part was failing to update last_bo when it should have. | ||||
* | [965] Don't let the negate flags of src0 affect 1 constants in precalc_dst/lit | Eric Anholt | 2008-03-26 | 1 | -14/+21 |
| | | | | | This patch is a variant of a submission by Michal Wajdeczko to fix oglconform fpalu failures. | ||||
* | [965] Correctly set read mask for OPCODE_SWZ in pass1. | Michal Wajdeczko | 2008-03-26 | 1 | -1/+1 |
| | | | | | | While OPCODE_SWZ has usually been optimized away in pass0, it may still exist if a SWZ with dst saturate was emitted in pass_fp. Fixes an error in oglconform fpalu.c. | ||||
* | [965] Clean up whitespace and dead code from do_unfilled change. | Eric Anholt | 2008-03-26 | 1 | -11/+6 |
| | |||||
* | [965] Avoid emitting dead code for DPx/math instructions. | Michal Wajdeczko | 2008-03-21 | 1 | -0/+15 |
| | | | | | | The pass1 optimization stage clears out writemasks and registers, but the instructions themselves are still being processed at this stage, and could have resulted in them still being emitted. | ||||
* | [965] Improve pinterp performance by delaying reads of just-written regs. | Michal Wajdeczko | 2008-03-21 | 1 | -0/+4 |
| | |||||
* | [965] Fix negating of unsigned value in emit_wpos_xy. | Michal Wajdeczko | 2008-03-21 | 1 | -1/+1 |
| | |||||
* | [965] Add MVP code for position invariant vertex programs. | Michal Wajdeczko | 2008-03-21 | 1 | -0/+3 |
| | | | | This fixes the arbvptorus demo. | ||||
* | [965] Shuffle state flags to match the order we initialize them in. | Michal Wajdeczko | 2008-03-21 | 1 | -2/+2 |
| | |||||
* | [i965] multiple rendering target fix | Zou Nan hai | 2008-03-21 | 2 | -10/+29 |
| | |||||
* | [965] Initialize region surface key structure padding. | Eric Anholt | 2008-03-19 | 1 | -0/+2 |
| | | | | Fixes valgrind warnings, and potential performance loss from cache misses. | ||||
* | Revert "[i965] make stipple pattern continue across GL_LINE_LOOP and ↵ | Zou Nan hai | 2008-03-18 | 2 | -3/+3 |
| | | | | | | | GL_LINE_STRIP" There is no information in GS to determinate when to reset line stipple count, still fallback to software This reverts commit 5a0314b431ab147c6156c3011f4cb54161ba4b25. | ||||
* | [i965] make stipple pattern continue across GL_LINE_LOOP and GL_LINE_STRIP | Zou Nan hai | 2008-03-18 | 2 | -3/+3 |
| | |||||
* | [965] Fix fp temp reg release code to not usually release all temps. | Andrzej Trznadel | 2008-03-17 | 1 | -2/+2 |
| | | | | Also, use wrapped ffs() instead of native. | ||||
* | [i965] round pointsize to nearest int according to spec | Zou Nan hai | 2008-03-17 | 1 | -2/+2 |
| | |||||
* | [i965] fix wpos height 1 pixel higher | Zou Nan hai | 2008-03-17 | 2 | -2/+2 |
| | |||||
* | intel: fix abort issue with shadowtex demo when use | Xiang, Haihao | 2008-03-14 | 1 | -0/+3 |
| | | | | DEPTH_STENCIL texture. (bug#14952). | ||||
* | [i965] multiple rendering target support | Zou Nan hai | 2008-03-13 | 11 | -80/+102 |
| | |||||
* | [i965] fix fd.o bug #11471 and #11478 | Zou Nan hai | 2008-03-07 | 3 | -8/+23 |
| | | | | | 1. Follow EXT_texture_rectangle with YCbCr texture 2. swap UV component for MESA_FORMAT_YCBCR | ||||
* | i965: Fix double free issue to pass glean/maskedClear test | Xiang, Haihao | 2008-03-06 | 1 | -0/+1 |
| | |||||
* | i965:fix segfault issue when clearing the window which | Xiang, Haihao | 2008-03-06 | 1 | -1/+2 |
| | | | | | is created with mode GLUT_SINGLE|GLUT_RGB|GLUT_DEPTH. This issue is introduced by 20b8bff49cba3e8246e29004c5ff38f231d589ff | ||||
* | i965: use _Current pointer instead of Current pointer. | Xiang, Haihao | 2008-02-29 | 3 | -23/+5 |
| | | | | fix double free issue(bug#14710). It also corrects glsl/bitmap demo behavior. | ||||
* | [965] Fix conditional sequencing to allow the frame_buffer_texobj case. | Eric Anholt | 2008-02-28 | 1 | -8/+6 |
| | | | | | Previously the frame_buffer_texobj case would have been bound as a normal texture, at best resulting in no surface data being associated with it. | ||||
* | [965] Bug #9151: make fragment.position return window coords not screen coords. | Eric Anholt | 2008-02-28 | 4 | -22/+54 |
| | |||||
* | [965] Fix serious copy'n'paste failure in brw state dumping. | Eric Anholt | 2008-02-28 | 1 | -3/+3 |
| | |||||
* | intel: Always use intelInitExtensions() for initializing extensions. | Kristian Høgsberg | 2008-02-27 | 1 | -15/+0 |
| | |||||
* | i965: Setup framebuffer texture in meta_draw_region. | Kristian Høgsberg | 2008-02-26 | 4 | -7/+12 |
| | | | | | | | With DRI2 we there is no screen region until a drawable is bound to the context. Set up the framebuffer texture in meta_draw_region instead which should also handle the case where the draw region changes as a result of resizing a redirected window or resizing the screen. | ||||
* | [965] Don't segfault on INTEL_DEBUG=batch when a surface buffer is NULL. | Eric Anholt | 2008-02-26 | 1 | -0/+4 |
| | |||||
* | [965] remove dead brw_parameter_list_state_flags. | Eric Anholt | 2008-02-26 | 1 | -80/+0 |
| | | | | This was replaced by Mesa core code. | ||||
* | intel: Add missing include file to silence last couple of warnings. | Kristian Høgsberg | 2008-02-25 | 1 | -0/+1 |
| | |||||
* | i965: fix assertion failure caused by commit ↵ | Xiang, Haihao | 2008-02-25 | 1 | -0/+3 |
| | | | | dd1d66fc4ab5d7064113a2017a431c3461598b91. | ||||
* | intel: Merge intel_context.c from i915 and i965. | Kristian Høgsberg | 2008-02-22 | 2 | -831/+14 |
| | |||||
* | Merge {i915,i965}/intel_context.h as intel/intel_context.h | Kristian Høgsberg | 2008-02-22 | 5 | -454/+7 |
| | |||||
* | Use drm_i915_sarea instead of drmI830Sarea and remove i830_common.h | Alan Hourihane | 2008-02-22 | 2 | -11/+10 |
| | |||||
* | fix compile for previous commit | Zou Nan hai | 2008-02-19 | 1 | -1/+1 |
| | |||||
* | [i965] fix broken glsl texdemo1 | Zou Nan hai | 2008-02-19 | 1 | -1/+8 |
| | |||||
* | i965: don't swizzle fogcoord if FogOption is FOG_NONE. | Xiang, Haihao | 2008-02-15 | 1 | -0/+5 |
| | | | | fix #10788 issue on 965. | ||||
* | i965: use setup attributes as inputs when allocating registers | Xiang, Haihao | 2008-02-14 | 3 | -3/+4 |
| | | | | for WM payload. fix #10767 |