aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/genX_state_upload.c
Commit message (Expand)AuthorAgeFilesLines
* mesa: precompute _mesa_primitive_restart_index during state changesMarek Olšák2020-04-061-1/+1
* mesa: don't ever bind NullBufferObj to glBindBuffer(Base,Range) slotsMarek Olšák2020-04-061-1/+1
* i965: Use gl_vertex_format in brw_vertex_element.Mathias Fröhlich2020-03-101-11/+9
* i965: Move down genX_upload_sbe in profiles.Mathias Fröhlich2020-03-101-3/+3
* mesa: remove _mesa_index_buffer::index_size in favor of index_size_shiftMarek Olšák2020-03-041-1/+1
* intel: Drop Gen11 WaBTPPrefetchDisable workaroundKenneth Graunke2020-01-031-13/+1
* i965: Unify CC_STATE and BLEND_STATE atoms on Haswell as a workaroundDanylo Piliaiev2019-11-181-2/+35
* genxml: Rename 3DSTATE_SF::Anti-Aliasing EnableJason Ekstrand2019-08-061-1/+1
* i965: drop unused MAYBE_UNUSED functionEric Engestrom2019-07-311-11/+1
* i965: replace MAYBE_UNUSED with GEN conditionEric Engestrom2019-07-311-1/+2
* intel: replace MAYBE_UNUSED with UNUSEDEric Engestrom2019-07-311-5/+5
* intel: drop incorrect MAYBE_UNUSEDEric Engestrom2019-07-311-2/+2
* i965/icl: Apply WA_1606682166 to compute workloadsAnuj Phogat2019-06-281-1/+3
* i965/icl: Fix WA_1606682166Anuj Phogat2019-06-281-2/+1
* i965,iris: Move guardband calculations to a common locationJason Ekstrand2019-06-211-92/+2
* intel/compiler: Implement TCS 8_PATCH mode and INTEL_DEBUG=tcs8Kenneth Graunke2019-05-141-0/+5
* intel: Emit 3DSTATE_VF_STATISTICS dynamicallyKenneth Graunke2019-04-141-0/+24
* mesa: rename logging functions to reflect that they format stringsMark Janes2019-03-141-7/+7
* i965: Move some genX infrastructure to genX_boilerplate.h.Kenneth Graunke2019-03-111-127/+2
* i965: fixed clamping in set_scissor_bits when the y is flippedEleni Maria Stea2019-02-261-1/+1
* i965: re-emit index buffer state on a reset option change.Andrii Simiklit2019-02-201-1/+2
* i965: add CS stall on VF invalidation workaroundLionel Landwerlin2019-01-041-1/+1
* i965: include draw_params/derived_draw_params for VF cache workaroundLionel Landwerlin2019-01-041-5/+18
* i965: limit VF caching workaround to gen8/9/10Lionel Landwerlin2019-01-041-1/+3
* genxml: Consistently use a numeric "MOCS" fieldKenneth Graunke2018-12-141-7/+7
* i965/compute: Emit GPGPU_WALKER in genX_state_uploadJordan Justen2018-12-121-0/+102
* i965/genX_state: Add register access functionsJordan Justen2018-12-121-0/+31
* mesa: Factor out struct gl_vertex_format.Mathias Fröhlich2018-11-211-7/+7
* i965/icl: Disable prefetching of sampler state entriesTopi Pohjolainen2018-11-021-3/+12
* i965: Disable dual source blending when shader doesn't support it on gen8+Danylo Piliaiev2018-10-301-3/+42
* compiler: Move double_inputs to gl_program::DualSlotInputsJason Ekstrand2018-09-061-0/+1
* i965: add functional changes for AMD_depth_clamp_separateSagar Ghuge2018-08-281-5/+15
* mesa: Add support for AMD_depth_clamp_separateSagar Ghuge2018-08-281-4/+7
* i965/gen6/xfb: handle case where transform feedback is not activeAndrii Simiklit2018-08-281-1/+1
* i965: Emitting 3DSTATE_SO_BUFFER of 0-size.Sergii Romantsov2018-08-151-4/+5
* i965: implement GL_MESA_framebuffer_flip_y [v3]Fritz Koenig2018-07-271-25/+25
* i965/icl: Disable binding table prefetchingTopi Pohjolainen2018-07-271-1/+13
* i965: Disable guardband clipping on SandyBridge for odd dimensionsvadym.shovkoplias2018-07-271-0/+11
* intel/batch_decoder: decoding of 3DSTATE_CONSTANT_BODY.Sergii Romantsov2018-07-161-6/+6
* i965: fix typo (wrong gen number) in commentCaio Marcelo de Oliveira Filho2018-07-121-1/+1
* i965: Fix BRW_NEW_NUM_SAMPLES to be in .brw, not .mesaKenneth Graunke2018-07-021-2/+2
* intel/anv,blorp,i965: Implement the SKL 16x MSAA SIMD32 workaroundJason Ekstrand2018-06-281-0/+17
* intel/fs: Add fields to wm_prog_data for SIMD32 dispatchJason Ekstrand2018-06-281-0/+2
* intel/compiler: Add and use helpers for working with KSP indicesJason Ekstrand2018-06-281-17/+37
* i965: Re-arrange shader kernel setup in WM stateJason Ekstrand2018-06-281-37/+57
* i965: Only emit VF cache invalidations when the high bits changesChris Wilson2018-05-291-1/+1
* i965: Remove ring switching entirelyJason Ekstrand2018-05-221-1/+1
* i965: Emit VF cache invalidates for 48-bit addressing bugs with softpin.Kenneth Graunke2018-05-221-0/+63
* i965: Remove the gl_vertex_array indirection.Mathias Fröhlich2018-05-101-8/+4
* i965: Use the brw_depthbuffer atom on all gensJason Ekstrand2018-05-081-2/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-04 07:16:19 +0000