aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/gen7_wm_surface_state.c
Commit message (Expand)AuthorAgeFilesLines
* i965: Move intel_context::batch to brw_context.Kenneth Graunke2013-07-091-6/+6
* i965: Move intel_context::vtbl to brw_context.Kenneth Graunke2013-07-091-6/+4
* i965: Pass brw_context to functions rather than intel_context.Kenneth Graunke2013-07-091-2/+2
* i965: Stop recomputing the miptree's size from the texture image.Eric Anholt2013-06-261-7/+4
* i965: Drop unused argument to translate_tex_format().Eric Anholt2013-06-261-1/+0
* gen7: fix GPU hang on WebGL texture-size testJordan Justen2013-06-181-1/+1
* i965/gen7+: Implement fast color clear operation in BLORP.Paul Berry2013-06-121-4/+6
* i965/gen7+: Set up MCS in SURFACE_STATE whenever MCS is present.Paul Berry2013-06-121-1/+1
* i965/gen7+: Create an enum for keeping track of fast color clear state.Paul Berry2013-06-121-0/+2
* i965 gen7: use SURFACE_STATE fields to select render level/layerJordan Justen2013-06-021-18/+44
* intel: add layered parameter to update_renderbuffer_surfaceJordan Justen2013-06-021-0/+3
* intel: Rename intel_renderbuffer_tile_offsets.Eric Anholt2013-05-281-1/+1
* intel: Make intel_miptree_get_tile_offsets return a page offset.Eric Anholt2013-05-281-3/+4
* mesa: Make a Mesa core function for sRGB render encoding handling.Eric Anholt2013-04-301-21/+8
* i965/gen7: fix encoding of (huge) surface size for BRW_SURFACE_BUFFERChia-I Wu2013-04-241-6/+10
* i965: Make the fragment shader pull constants index by dwords, not vec4s.Eric Anholt2013-04-011-2/+3
* i965: Make the constant surface interface take a normal byte size.Eric Anholt2013-04-011-3/+5
* i965: Make INTEL_DEBUG=shader_time use the RAW surface format.Kenneth Graunke2013-03-141-3/+2
* i965: Specialize SURFACE_STATE creation for shader time.Kenneth Graunke2013-03-141-0/+41
* i965: Support multisampling in surface_state for texturesChris Forbes2013-03-021-4/+5
* i965/gen4: Work around missing sRGB RGB DXT1 support.Eric Anholt2013-02-131-1/+2
* i965: Fix segfaults from 45a28a927ab7f29ff325b9326d386a39ba538c18Eric Anholt2013-02-041-1/+2
* i965: Account for offsets when updating SURFACE_STATE.Abdiel Janulgue2013-02-011-1/+10
* i965: Use GL_RED for DEPTH_TEXTURE_MODE in ES 3.0 for unsized formats.Kenneth Graunke2013-01-251-3/+2
* intel: Make intel_region's pitch be bytes instead of pixels.Eric Anholt2013-01-181-4/+3
* i965: Replace structs with bit-shifting for Gen7 SURFACE_STATE entries.Kenneth Graunke2013-01-031-203/+166
* i965: Add various plumbing for cubemap arraysChris Forbes2012-12-141-1/+2
* intel: Mark some file-local code as static.Eric Anholt2012-09-271-1/+1
* i965: Do texture swizzling in hardware on Haswell.Kenneth Graunke2012-09-261-4/+41
* i965: Un-hardcode WM binding table from update_texture_surface.Kenneth Graunke2012-08-251-9/+13
* i965: Add an offset argument to constant buffer setup.Eric Anholt2012-08-071-2/+3
* mesa: Move DepthMode to texture objectPauli Nieminen2012-08-011-1/+1
* i965/msaa: Treat GL_SAMPLES=1 as equivalent to GL_SAMPLES=0.Paul Berry2012-08-011-2/+2
* i965: Fix typo in shader channel select field name.Kenneth Graunke2012-07-271-12/+12
* i965: Set width, height, and tiling properly for null render targets.Paul Berry2012-07-241-0/+29
* i965/blorp: Configure SURFACE_STATE correctly for IMS surfaces.Paul Berry2012-07-201-3/+8
* i965/msaa: Set SURFACE_STATE properly when CMS MSAA is in use.Paul Berry2012-07-111-0/+45
* i965/msaa: Add an enum to describe MSAA layout.Paul Berry2012-07-111-2/+2
* intel: Add offset field to miptreeKristian Høgsberg2012-07-111-2/+3
* i965/msaa: Validate Gen7 surface state constraints.Paul Berry2012-05-251-0/+99
* i965/msaa: Properly handle sliced layout for Gen7.Paul Berry2012-05-251-0/+10
* i965/gen6: Initial implementation of MSAA.Paul Berry2012-05-151-0/+16
* i965: Expose surface setup internals for use by blits.Paul Berry2012-05-151-1/+1
* i965: Add a comment about the state flag for sRGBEnabled.Eric Anholt2012-05-041-2/+5
* i965: Add support for sampling texture buffer objects on gen7+.Eric Anholt2012-04-091-0/+62
* i965/gen7: Fix the /* ignored */ comment on constant surface setup.Eric Anholt2012-04-091-1/+1
* i965: Set "Shader Channel Select" fields in Haswell's SURFACE_STATE.Kenneth Graunke2012-03-301-0/+21
* i965: Rename the original binding table to mention that it's the WM now.Eric Anholt2012-02-211-5/+5
* intel: Pass the gl_renderbuffer to render_target_supported() vtable method.Eric Anholt2012-01-271-1/+1
* intel: use intel_rb_format() to get renderbuffer formatBrian Paul2012-01-241-6/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 20:30:22 +0000