aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_wm_state.c
Commit message (Expand)AuthorAgeFilesLines
* i965: Gen4/5: use IEEE floating point mode for GLSL shaders.Chris Forbes2013-07-141-1/+9
* i965: Delete intel_context entirely.Kenneth Graunke2013-07-091-3/+2
* i965: Move intel_context::gen and gt fields to brw_context.Kenneth Graunke2013-07-091-1/+1
* i965: Move intel_context::stats_wm to brw_context.Kenneth Graunke2013-07-091-1/+1
* i965: Move intel_context::batch to brw_context.Kenneth Graunke2013-07-091-4/+4
* mesa: don't flag _NEW_DEPTH in Begin/EndQuery if driver implements the functionsMarek Olšák2013-04-241-3/+3
* Replace gl_frag_attrib enum with gl_varying_slot.Paul Berry2013-03-151-1/+1
* i965: Replace brw_wm_* with dumping code into the fs_visitor.Eric Anholt2012-10-081-17/+2
* mesa: Track fixed-function fragment shader as a shaderIan Romanick2012-01-111-2/+2
* i965: Move and rename "wm sampler" fields to just "sampler".Kenneth Graunke2011-11-101-5/+5
* i965: Use 0 for the number of binding table entries in 3DSTATE_(VS|WM).Kenneth Graunke2011-11-101-8/+2
* i965/gen4: Move unit state setup to emit() time.Eric Anholt2011-10-291-2/+2
* i965: Rename (vs|wm)_max_threads to max_(vs|wm)_threads for consistency.Kenneth Graunke2011-10-251-1/+1
* i965: Add a type argument to brw_state_batch().Eric Anholt2011-07-111-1/+2
* i965: Use state streaming on programs, and state base address on gen5+.Eric Anholt2011-06-181-22/+18
* i965/fs: Move the computation of register block count from unit to compile.Eric Anholt2011-05-271-2/+2
* i965: Stop caching the combined depth/stencil region in brw_context.c.Eric Anholt2011-05-181-3/+3
* i965: Move sampler state to state streaming.Eric Anholt2011-04-291-4/+6
* i965/gen4: Move WM state to state streaming.Eric Anholt2011-04-291-187/+120
* i965/fs: Add support for 16-wide dispatch on gen5.Eric Anholt2011-04-261-3/+27
* i965/fs: Add gen6 register spilling support.Eric Anholt2011-04-171-20/+0
* Revert "i965: Use the fixed function GLSL program instead of the ARB program."Eric Anholt2011-03-121-2/+2
* i965: Use the fixed function GLSL program instead of the ARB program.Eric Anholt2011-03-111-2/+2
* i965: Remove pointless keying of WM state on VUE size.Eric Anholt2011-02-081-4/+0
* i965: remove unused variable since brw_wm_glsl.c removal.Eric Anholt2010-12-091-1/+0
* i965: Nuke brw_wm_glsl.c.Eric Anholt2010-12-061-1/+0
* intel: Annotate debug printout checks with unlikely().Eric Anholt2010-11-031-1/+1
* Track separate programs for each stageIan Romanick2010-10-271-2/+2
* i965: Correct scratch space allocation.Eric Anholt2010-10-211-3/+2
* i965: Disable thread dispatch when the FS doesn't do any work.Eric Anholt2010-10-191-2/+39
* glsl: Slightly change the semantic of _LinkedShadersIan Romanick2010-10-141-9/+4
* Drop GLcontext typedef and use struct gl_context insteadKristian Høgsberg2010-10-131-1/+1
* i965: Start building direct GLSL2 IR to 965 assembly codegen.Eric Anholt2010-08-261-2/+16
* i965: Set the GEM domain flags for the scratch space.Eric Anholt2010-07-211-1/+1
* intel: Convert remaining dri_bo_emit_reloc to drm_intel_bo_emit_reloc.Eric Anholt2010-06-081-15/+11
* intel: Change dri_bo_* to drm_intel_bo* to consistently use new API.Eric Anholt2010-06-081-10/+10
* intel: Clean up chipset name and gen num for IronlakeZhenyu Wang2010-04-211-2/+2
* i965: Allow for variable-sized auxdata in the state cache.Eric Anholt2010-01-191-2/+1
* intel: Replace IS_G4X() across the driver with context structure usage.Eric Anholt2009-12-221-16/+2
* intel: Replace IS_IGDNG checks with intel->is_ironlake or needs_ff_sync.Eric Anholt2009-12-221-3/+4
* Merge branch 'outputswritten64'Ian Romanick2009-11-171-1/+1
* i965: Respect spec requirement for pixel shader computed depth with no zbuffer.Eric Anholt2009-09-081-0/+7
* i965: add support for new chipsetsXiang, Haihao2009-07-131-3/+13
* i965: checkpoint commit: VS constant buffersBrian Paul2009-04-141-1/+1
* i965: minor code movement, new commentBrian Paul2009-04-031-1/+4
* i965: rename scratch_buffer -> scratch_bo to be consistant with other buffersBrian Paul2009-04-031-11/+11
* i965: Fix occlusion query when no other WM state updates occur.Eric Anholt2009-03-231-2/+3
* i965: avoid unnecessary calls to brw_wm_is_glsl()Brian Paul2009-03-061-1/+5
* mesa: rename, reorder FRAG_RESULT_x tokensBrian Paul2009-02-281-1/+1
* i965: Remove brw->attribs now that we can just always look in the GLcontext.Eric Anholt2009-02-021-6/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-30 07:42:37 +0000