aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_wm_pass1.c
Commit message (Expand)AuthorAgeFilesLines
* i965: Add support for the DP2 opcode, which we use for dot(vec2, vec2).Eric Anholt2010-07-021-0/+5
* i965: Add support for OPCODE_SSG.Eric Anholt2010-06-301-0/+1
* i965: Move OPCODE_DDX/DDY to brw_wm_emit.c and make it actually work.Eric Anholt2009-09-111-0/+5
* i965: Add support for KIL_NV in brw_wm_emit.cEric Anholt2009-09-041-0/+1
* i965: Support OPCODE_TRUNC in the brw_wm_fp.c code.Eric Anholt2009-06-021-0/+1
* i965: Fix glFrontFacing in twoside GLSL demo.Eric Anholt2009-03-231-0/+1
* i965: use the new prog_instruction::TexShadow fieldBrian Paul2009-02-201-2/+2
* i965: whitespace changes and reformattingBrian Paul2009-01-221-10/+15
* [965] Correctly set read mask for OPCODE_SWZ in pass1.Michal Wajdeczko2008-03-261-1/+1
* Initial 965 GLSL supportZou Nan hai2007-04-121-1/+4
* Update DRI drivers for new glsl compiler.Brian2007-02-231-3/+0
* Add Intel i965G/Q DRI driver.Eric Anholt2006-08-091-0/+278