aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_wm_emit.c
Commit message (Expand)AuthorAgeFilesLines
* i965/gen7: Fix shadow sampling in the old brw_wm_emit backend.Kenneth Graunke2011-07-251-4/+11
* i965: Add support for correct GL_CLAMP behavior by clamping coordinates.Eric Anholt2011-05-181-0/+5
* i965/fs: Add support for math instructions in 16-wide mode.Eric Anholt2011-04-261-10/+0
* i965: Move the destination reg setup for 8/16 wide to the emit code.Eric Anholt2011-04-261-7/+0
* intel: Add support for ARB_color_buffer_float.Eric Anholt2011-04-201-0/+6
* i965: Rename BRW_SAMPLER_MESSAGE_..._GEN5 to GEN5_SAMPLER_MESSAGE.Kenneth Graunke2011-03-161-4/+4
* i965: Correct comment for gen6 fb write control message settingZhenyu Wang2011-01-041-1/+3
* i965: explicit tell header present for fb write on sandybridgeZhenyu Wang2010-12-221-1/+2
* i965: Avoid using float type for raw moves, to work around SNB issue.Eric Anholt2010-12-211-1/+2
* i965: Improve the hacks for ARB_fp scalar^scalar POW on gen6.Eric Anholt2010-12-131-36/+17
* i956: Fix the old FP path fragment position setup on gen6.Eric Anholt2010-12-131-18/+20
* i965: Drop KIL_NV from the ff/ARB_fp path since it was only used for GLSL.Eric Anholt2010-12-081-19/+0
* i965: Use the new pixel mask location for gen6 ARB_fp KIL instructions.Eric Anholt2010-12-081-2/+8
* i965: Set the render target index in gen6 fixed-function/ARB_fp path.Eric Anholt2010-12-081-0/+7
* i965: Work around gen6 ignoring source modifiers on math instructions.Eric Anholt2010-12-071-2/+6
* i965: Fix up 16-wide gen6 FB writes after various refactoring.Eric Anholt2010-12-061-9/+8
* i965: Move payload reg setup to compile, not lookup time.Eric Anholt2010-12-061-10/+10
* i965: Add support for math on constants in gen6 brw_wm_glsl.c path.Eric Anholt2010-11-091-4/+5
* i965: Allow OPCODE_SWZ to put immediates in the first arg.Eric Anholt2010-11-091-0/+1
* intel: Annotate debug printout checks with unlikely().Eric Anholt2010-11-031-1/+1
* i965: Add support for pull constants to the new FS backend.Eric Anholt2010-10-221-1/+1
* i965: Add support for register spilling.Eric Anholt2010-10-211-6/+2
* i965: Clean up a warning in the old fragment backend.Kenneth Graunke2010-10-141-1/+5
* i965: fix pixel w interpolation on sandybridgeZhenyu Wang2010-09-281-4/+16
* i965: don't do calculation for delta_xy on sandybridgeZhenyu Wang2010-09-281-0/+16
* i965: Fix sampler on sandybridgeZhenyu Wang2010-09-281-3/+3
* i965: enable accumulator update in PS kernel too on sandybridgeZhenyu Wang2010-09-281-0/+3
* i965: Add support for POW in gen6 FS.Eric Anholt2010-09-281-25/+91
* i965: Add support for attribute interpolation on Sandybridge.Eric Anholt2010-09-281-2/+10
* i965: Share the KIL_NV implementation between glsl and non-glsl.Eric Anholt2010-09-211-1/+1
* i965: Fix 8-wide FB writes on gen6.Eric Anholt2010-08-221-12/+5
* i965: Fix brw_math1 with scalar argument in gen6 FS.Eric Anholt2010-08-221-2/+14
* i965: Also use the SIMD8 FB writes for SIMD8 mode on non-SNB.Eric Anholt2010-08-201-11/+10
* i965: Add support for FB writes on Sandybridge.Zhenyu Wang2010-08-201-2/+32
* i965: Fix DP write channel ordering on Sandybridge.Eric Anholt2010-08-201-2/+25
* i965: Use the implied move available in most brw_wm_emit brw_math() calls.Eric Anholt2010-08-161-16/+4
* i965: More s/stderr/stdout/ for program debug.Eric Anholt2010-08-091-1/+1
* Merge remote branch 'origin/master' into glsl2Eric Anholt2010-07-261-3/+11
|\
| * i965: Fix reversed naming of the operations in compute-to-mrf optimization.Eric Anholt2010-07-261-1/+1
| * i965: Clean up a few magic numbers to use brw_defines.h defs.Eric Anholt2010-07-261-1/+1
| * i965: Move the GRF-to-MRF optimizations to brw_optimize.c.Eric Anholt2010-07-261-619/+3
| * i965: Improve (i.e. remove) some grf-to-mrf unnecessary movesBenjamin Segovia2010-07-261-2/+626
* | i965: Add support for the DP2 opcode, which we use for dot(vec2, vec2).Eric Anholt2010-07-021-0/+25
* | i965: Add support for OPCODE_SSG.Eric Anholt2010-06-301-0/+26
|/
* i965: Dump out the correct shared function for SEND on Ironlake.Eric Anholt2010-05-141-1/+1
* intel: Clean up chipset name and gen num for IronlakeZhenyu Wang2010-04-211-9/+9
* i965: Allow FS constants to be used as immediates instead of push/pull.Eric Anholt2010-03-221-0/+38
* i965: Optimize OPCODE_CMP by using BRW_SEL to choose results.Eric Anholt2010-03-221-5/+1
* Revert "i965: Do FS SLT, SGT, and friends using CMP, SEL instead of CMP, MOV,...Eric Anholt2010-03-161-2/+5
* i965: Clarify the roles of emit_pixel_xy(), emit_delta_xy(), emit_wpos_xy().Eric Anholt2010-03-121-7/+19