index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_wm.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
i915: Remove dead early z enable bit which was always on.
Eric Anholt
2008-11-28
1
-2
/
+1
*
i965: implement the missing OPCODE_NOISE1 and OPCODE_NOISE2 instructions.
Gary Wong
2008-10-31
1
-0
/
+2
*
i965: Allocate temporaries contiguously with other regs in fragment shaders.
Gary Wong
2008-10-28
1
-0
/
+2
*
[i965] multiple rendering target fix
Zou Nan hai
2008-03-21
1
-0
/
+1
*
[i965] multiple rendering target support
Zou Nan hai
2008-03-13
1
-0
/
+2
*
[i965] fix fd.o bug #11471 and #11478
Zou Nan hai
2008-03-07
1
-1
/
+2
*
[965] Bug #9151: make fragment.position return window coords not screen coords.
Eric Anholt
2008-02-28
1
-0
/
+2
*
i965: new integrated graphics chipset support
Xiang, Haihao
2008-01-29
1
-1
/
+1
*
[intel] warnings cleanup
Eric Anholt
2007-12-14
1
-1
/
+1
*
Merge branch '965-glsl'
Zou Nan hai
2007-10-26
1
-0
/
+12
|
\
|
*
support nested function call in pixel shader
Zou Nan hai
2007-09-28
1
-1
/
+1
|
*
DDX DDY support, not very accurate
Zou Nan hai
2007-07-24
1
-0
/
+1
|
*
support "discard";
Zou Nan hai
2007-07-05
1
-0
/
+1
|
*
support branch and loop in pixel shader
Zou Nan hai
2007-06-21
1
-0
/
+10
*
|
Fix-up #includes to remove some -I options.
Brian
2007-09-11
1
-1
/
+1
|
/
*
Update DRI drivers for new glsl compiler.
Brian
2007-02-23
1
-1
/
+1
*
restore debug output after brw_wm_fp compilation stage
Keith Whitwell
2006-09-20
1
-0
/
+1
*
Add Intel i965G/Q DRI driver.
Eric Anholt
2006-08-09
1
-0
/
+261