index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_fs.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
glsl: move variables in to ir_variable::data, part I
Tapani Pälli
2013-12-12
1
-4
/
+4
*
glsl: introduce data section to ir_variable
Tapani Pälli
2013-12-12
1
-2
/
+2
*
i965: Add shader opcode for sampling MCS surface
Chris Forbes
2013-12-07
1
-0
/
+1
*
i965/fs: New peephole optimization to flatten IF/BREAK/ENDIF.
Matt Turner
2013-12-04
1
-0
/
+1
*
i965/fs: New peephole optimization to generate SEL.
Matt Turner
2013-12-04
1
-0
/
+1
*
i965/fs: Add SEL() convenience function.
Matt Turner
2013-12-04
1
-0
/
+1
*
i965: Print conditional mod in dump_instruction().
Matt Turner
2013-12-04
1
-1
/
+1
*
i965: Print argument types in dump_instruction().
Matt Turner
2013-12-04
1
-1
/
+5
*
i965/fs: Print ARF registers properly in dump_instruction().
Matt Turner
2013-12-04
1
-2
/
+46
*
i965: Don't print extra (null) arguments in dump_instruction().
Matt Turner
2013-12-04
1
-2
/
+2
*
i965/fs: Rename register_coalesce_2() -> register_coalesce().
Matt Turner
2013-12-04
1
-5
/
+5
*
i965/fs: Remove now useless register_coalesce() pass.
Matt Turner
2013-12-04
1
-147
/
+0
*
i965/fs: Let register_coalesce_2() eliminate self-moves.
Matt Turner
2013-12-04
1
-1
/
+2
*
i965: Always reserve binding table space for at least one render target.
Kenneth Graunke
2013-11-27
1
-1
/
+4
*
i965/fs: Fix misleading comment.
Francisco Jerez
2013-11-26
1
-1
/
+1
*
i965/fs: Make the first pre-allocation heuristic be the post heuristic.
Eric Anholt
2013-11-22
1
-21
/
+41
*
i965: Add a pass to remove dead control flow.
Matt Turner
2013-11-20
1
-0
/
+2
*
i965/fs: Use source's original type in register_coalesce().
Matt Turner
2013-11-20
1
-0
/
+1
*
i965/fs: Remove force_sechalf stack
Kenneth Graunke
2013-11-16
1
-14
/
+0
*
i965: Assert that IF with cmod is Gen6 only.
Matt Turner
2013-11-15
1
-2
/
+2
*
i965/fs: Try a different pre-scheduling heuristic if the first spills.
Eric Anholt
2013-11-12
1
-6
/
+19
*
i965/fs: Do instruction pre-scheduling just before register allocation.
Eric Anholt
2013-11-12
1
-2
/
+2
*
i965/fs: Gen4-5: Implement alpha test in shader for MRT
Chris Forbes
2013-11-06
1
-0
/
+3
*
i965/fs: Gen4-5: Setup discard masks for MRT alpha test
Chris Forbes
2013-11-06
1
-1
/
+1
*
i965: Add a 'has_side_effects' back-end instruction predicate.
Francisco Jerez
2013-11-04
1
-15
/
+10
*
i965: Add FS backend for builtin gl_SampleID
Anuj Phogat
2013-11-01
1
-0
/
+48
*
i965: Add FS backend for builtin gl_SamplePosition
Anuj Phogat
2013-11-01
1
-0
/
+79
*
i965/fs: Optimize saturating SEL.G(E) with imm val <= 0.0f.
Matt Turner
2013-11-01
1
-0
/
+14
*
i965/fs: Optimize saturating SEL.L(E) with imm val >= 1.0.
Matt Turner
2013-11-01
1
-0
/
+22
*
i965/fs: Optimize OR with identical sources into a MOV.
Matt Turner
2013-11-01
1
-0
/
+8
*
i965/fs: Add reads_flag() and writes_flag() to fs_inst.
Matt Turner
2013-10-30
1
-0
/
+13
*
i965/fs: Add is_null() method to fs_reg.
Matt Turner
2013-10-30
1
-0
/
+8
*
i965: Merge together opcodes for SHADER_OPCODE_GEN4_SCRATCH_READ/WRITE
Eric Anholt
2013-10-30
1
-2
/
+2
*
i965/fs: Fix broken register spilling debug code.
Eric Anholt
2013-10-30
1
-7
/
+0
*
i965/fs: Drop our dead push constants before overflowing to pull constants.
Eric Anholt
2013-10-29
1
-2
/
+1
*
i965/gen7: Implement code generation for untyped surface read instructions.
Francisco Jerez
2013-10-29
1
-0
/
+1
*
i965/gen7: Implement code generation for untyped atomic instructions.
Francisco Jerez
2013-10-29
1
-0
/
+2
*
glsl: Add new atomic_uint built-in GLSL type.
Francisco Jerez
2013-10-29
1
-0
/
+2
*
i965: Add SHADER_OPCODE_TG4_OFFSET for gather with nonconstant offsets.
Chris Forbes
2013-10-26
1
-0
/
+1
*
i965: Only emit interpolation setup if there are actual FS inputs.
Kenneth Graunke
2013-10-21
1
-4
/
+6
*
i965/fs: Handle printing HW_REGS in dump_instruction().
Matt Turner
2013-10-16
1
-0
/
+16
*
i965/fs: Remove bogus field prog_data->dispatch_width.
Paul Berry
2013-10-15
1
-2
/
+0
*
i965: Move the common binding table offset code to brw_shader.cpp.
Eric Anholt
2013-10-15
1
-29
/
+4
*
i965/fs: Dynamically set up the WM binding table offsets.
Eric Anholt
2013-10-15
1
-6
/
+29
*
i965: Make a brw_stage_prog_data for storing the SURF_INDEX information.
Eric Anholt
2013-10-15
1
-2
/
+17
*
i965: Don't copy prop source mods into instructions that can't take them.
Matt Turner
2013-10-14
1
-0
/
+3
*
i965/fs: Convert gen7 to using GRFs for texture messages.
Eric Anholt
2013-10-10
1
-3
/
+34
*
i965/fs: Use per-channel interference for register_coalesce_2().
Eric Anholt
2013-10-10
1
-23
/
+10
*
i965/fs: Use the new per-channel live ranges for dead code elimination.
Eric Anholt
2013-10-10
1
-3
/
+14
*
i965/fs: Invalidate live intervals when compacting; don't fix them.
Kenneth Graunke
2013-10-10
1
-4
/
+1
[next]