aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_eu_emit.c
Commit message (Expand)AuthorAgeFilesLines
* i965: Also use the SIMD8 FB writes for SIMD8 mode on non-SNB.Eric Anholt2010-08-201-6/+7
* i965: Add support for FB writes on Sandybridge.Zhenyu Wang2010-08-201-10/+42
* i965: Set the destination horiz stride even for da16, as SNB seems to need it.Zhenyu Wang2010-08-201-0/+4
* i965: Clean up brw_dp_READ_4_vs() now that it has fewer options to support.Eric Anholt2010-07-211-46/+31
* i965: Support relative addressed VS constant reads using the appropriate msg.Eric Anholt2010-07-211-0/+54
* i956: Set the execution size correctly for scratch space writes.Eric Anholt2010-07-211-2/+2
* i965: Use the pretty define for 4-oword DP reads.Eric Anholt2010-07-211-1/+1
* i965: Set the send commit bit on register spills as required pre-gen6.Eric Anholt2010-07-211-9/+32
* i965: Add 'wait' instruction supportZhenyu Wang2010-07-081-0/+14
* i965: Use the new message header format for FF_SYNC on gen6.Zhenyu Wang2010-06-121-2/+7
* i965: Add support for math instructions in the gen6 WM.Zhenyu Wang2010-06-121-0/+15
* i965: Remove constant or ignored-by-hw args from FF sync message setup.Eric Anholt2010-05-181-34/+17
* intel: Clean up chipset name and gen num for IronlakeZhenyu Wang2010-04-211-77/+77
* i965: Ignore execution mask for the mov(m0, g0) of VS URB write header on SNB.Eric Anholt2010-03-221-0/+3
* i965: Use the PLN instruction when possible in interpolation.Eric Anholt2010-03-101-1/+1
* i965: Set up the execution size before relying on it.Eric Anholt2010-03-101-5/+7
* i965: Fix the response len of masked sampler messages for 8-wide dispatch.Eric Anholt2010-03-101-2/+12
* i965: Try to hook up the Sandybridge URB_WRITE SEND message.Eric Anholt2010-02-251-7/+25
* i965: Add SNB math opcode support.Eric Anholt2010-02-251-18/+32
* Replace the _mesa_*printf() wrappers with the plain libc versionsKristian Høgsberg2010-02-191-2/+2
* Merge branch 'mesa_7_7_branch'Brian Paul2009-12-311-2/+2
|\
| * intel: Silence compiler warnings.Vinson Lee2009-12-281-1/+1
| * Merge branch 'mesa_7_6_branch' into mesa_7_7_branchBrian Paul2009-12-271-1/+1
| |\
| | * i965: Fix assert.Vinson Lee2009-12-241-1/+1
* | | intel: Replace IS_G4X() across the driver with context structure usage.Eric Anholt2009-12-221-1/+1
* | | intel: Replace IS_IGDNG checks with intel->is_ironlake or needs_ff_sync.Eric Anholt2009-12-221-9/+18
|/ /
* / i965: Use Compr4 instruction compression mode on G4X and newer.Eric Anholt2009-11-061-1/+2
|/
* i965: Don't set pop_count in the reserved MBZ area of IF statements.Eric Anholt2009-08-041-1/+1
* i965: Spell "conditional" correctly.Eric Anholt2009-08-041-14/+14
* i965: the offset of any branch/jump instruction is in unit of 64bits on IGDNGXiang, Haihao2009-07-151-4/+17
* i965: add support for new chipsetsXiang, Haihao2009-07-131-56/+211
* i965: fixes for JMPIXiang, Haihao2009-07-021-0/+4
* i965: use BRW_MAX_MRFBrian Paul2009-06-301-1/+1
* i965: fix fetching constants from constant buffer in glsl pathRoland Scheidegger2009-06-261-11/+16
* i915: fix broken indirect constant buffer readsBrian Paul2009-04-171-44/+3
* i965: implement relative addressing for VS constant buffer readsBrian Paul2009-04-161-4/+55
* i965: fix VS constant buffer readsBrian Paul2009-04-141-22/+25
* i965: checkpoint commit: VS constant buffersBrian Paul2009-04-141-3/+63
* i965: new SURF_INDEX_ macrosBrian Paul2009-04-091-1/+1
* i965: set BRW_MASK_DISABLE flag in "send" instruction in brw_dp_READ_4()Brian Paul2009-04-081-1/+2
* i965: s/GL_FALSE/BRW_COMPRESSION_NONE/Brian Paul2009-04-031-1/+1
* i965: fix response length param in brw_dp_READ_4()Brian Paul2009-04-031-1/+1
* i965: added new brw_dp_READ_4() functionBrian Paul2009-04-031-0/+50
* i965: new and updated commentsBrian Paul2009-04-031-17/+29
* i965: comments for brw_SAMPLE()Brian Paul2009-04-031-1/+5
* i965: add some register number assertionsBrian Paul2009-03-131-0/+8
* i965: minor clean-upsBrian Paul2009-02-131-27/+26
* i965: implement OPCODE_TRUNC (round toward zero) on vertex path.Brian Paul2009-01-051-0/+1
* i965: Merge GM45 into the G4X chipset define.Eric Anholt2008-11-021-8/+8
* Fix for 58dc8b7: dest regions must not use HorzStride 0 in ExecSize 1Keith Packard2008-11-011-0/+4