index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_eu.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Also use the SIMD8 FB writes for SIMD8 mode on non-SNB.
Eric Anholt
2010-08-20
1
-0
/
+1
*
i965: Add AccWrCtl support on Sandybridge.
Zhenyu Wang
2010-08-20
1
-0
/
+1
*
i965: Don't set the swizzle on an immediate value in the VS.
Eric Anholt
2010-08-18
1
-0
/
+4
*
i965: Fix reversed naming of the operations in compute-to-mrf optimization.
Eric Anholt
2010-07-26
1
-1
/
+1
*
i965: Move the GRF-to-MRF optimizations to brw_optimize.c.
Eric Anholt
2010-07-26
1
-0
/
+2
*
i965: Clean up brw_dp_READ_4_vs() now that it has fewer options to support.
Eric Anholt
2010-07-21
1
-3
/
+0
*
i965: Support relative addressed VS constant reads using the appropriate msg.
Eric Anholt
2010-07-21
1
-0
/
+6
*
i965: Add 'wait' instruction support
Zhenyu Wang
2010-07-08
1
-0
/
+16
*
mesa: rename src/mesa/shader/ to src/mesa/program/
Brian Paul
2010-06-10
1
-1
/
+1
*
i965: Remove constant or ignored-by-hw args from FF sync message setup.
Eric Anholt
2010-05-18
1
-6
/
+1
*
i965: Fix up VS DP4 sequences to avoid dependency control.
Eric Anholt
2010-03-12
1
-0
/
+5
*
i965: Use the PLN instruction when possible in interpolation.
Eric Anholt
2010-03-10
1
-0
/
+1
*
i965: Use Compr4 instruction compression mode on G4X and newer.
Eric Anholt
2009-11-06
1
-5
/
+5
*
i965: add support for new chipsets
Xiang, Haihao
2009-07-13
1
-1
/
+16
*
i965: use BRW_MAX_GRF, BRW_MAX_MRF
Brian Paul
2009-06-30
1
-2
/
+3
*
i965: fix fetching constants from constant buffer in glsl path
Roland Scheidegger
2009-06-26
1
-3
/
+0
*
i965: increase BRW_EU_MAX_INSN
Brian Paul
2009-05-12
1
-1
/
+1
*
i915: fix broken indirect constant buffer reads
Brian Paul
2009-04-17
1
-0
/
+1
*
i965: implement relative addressing for VS constant buffer reads
Brian Paul
2009-04-16
1
-0
/
+1
*
i965: fix VS constant buffer reads
Brian Paul
2009-04-14
1
-3
/
+0
*
i965: checkpoint commit: VS constant buffers
Brian Paul
2009-04-14
1
-1
/
+10
*
i965: added brw_same_reg()
Brian Paul
2009-04-03
1
-0
/
+7
*
i965: added new brw_dp_READ_4() function
Brian Paul
2009-04-03
1
-0
/
+7
*
i965: more register number assertions
mesa_20090313
Brian Paul
2009-03-13
1
-0
/
+7
*
i965: bump up BRW_EU_MAX_INSN
Brian Paul
2009-03-06
1
-1
/
+1
*
i965: rewrite the code for handling shader subroutine calls
Brian Paul
2009-02-13
1
-0
/
+18
*
i965: implement OPCODE_TRUNC (round toward zero) on vertex path.
Brian Paul
2009-01-05
1
-0
/
+1
*
i965: comments, clean-ups, re-order some functions
Brian Paul
2009-01-01
1
-34
/
+54
*
i965: Implement missing OPCODE_NOISE3 instruction in fragment shaders.
Gary Wong
2008-11-05
1
-0
/
+6
*
i965: support destination horiz strides in align1 access mode.
Gary Wong
2008-10-31
1
-1
/
+1
*
replace __inline and __inline__ with INLINE macro
Brian Paul
2008-06-21
1
-63
/
+63
*
[i965] short immediate values must be replicated to both halves of the dword
Keith Packard
2008-04-25
1
-2
/
+2
*
i965: new integrated graphics chipset support
Xiang, Haihao
2008-01-29
1
-1
/
+2
*
fix fd.o bug #13847
Zou Nan hai
2007-12-29
1
-0
/
+5
*
fragment shader function call fix, gl_FragCoord fix
Zou Nan hai
2007-09-30
1
-0
/
+5
*
support continue, fix conditional
Zou Nan hai
2007-09-29
1
-0
/
+1
*
support branch and loop in pixel shader
Zou Nan hai
2007-06-21
1
-2
/
+6
*
Initial 965 GLSL support
Zou Nan hai
2007-04-12
1
-1
/
+2
*
Update DRI drivers for new glsl compiler.
Brian
2007-02-23
1
-1
/
+1
*
i965: Avoid branch instructions while in single program flow mode.
Eric Anholt
2007-01-06
1
-0
/
+1
*
Add Intel i965G/Q DRI driver.
Eric Anholt
2006-08-09
1
-0
/
+863