aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_context.c
Commit message (Expand)AuthorAgeFilesLines
* i965: Move intel_context::perf_debug to brw_context.Kenneth Graunke2013-07-091-1/+1
* i965: Move intel_context::batch to brw_context.Kenneth Graunke2013-07-091-1/+1
* i965: Move intel_context::hw_ctx to brw_context.Kenneth Graunke2013-07-091-2/+2
* i965: Move intel_context::bufmgr to brw_context.Kenneth Graunke2013-07-091-1/+1
* i965: Move intel_context::optionCache to brw_context.Kenneth Graunke2013-07-091-3/+3
* i965: Pass brw_context to functions rather than intel_context.Kenneth Graunke2013-07-091-1/+1
* i965: Move ctx->Const setup from intelInitContext to the new helper.Kenneth Graunke2013-07-091-0/+21
* i965: Split code to set ctx->Const values into a helper function.Kenneth Graunke2013-07-091-110/+120
* i965: Split BeginTransformFeedback hook into Gen6 and Gen7+ variants.Kenneth Graunke2013-05-211-3/+5
* i965: Rely on hardware contexts for query objects on Gen6+.Kenneth Graunke2013-05-201-1/+5
* i965: Require hardware contexts (and thus Kernel 3.6) on Gen6+.Kenneth Graunke2013-05-201-1/+17
* i965/vs: Set the PreferDP4 shader compiler option.Kenneth Graunke2013-05-121-0/+2
* mesa: add & use a new driver flag for UBO updates instead of _NEW_BUFFER_OBJECTMarek Olšák2013-05-111-0/+1
* mesa: move max texture image unit constants to gl_program_constantsMarek Olšák2013-05-111-5/+5
* i965: Add chipset limits for the Haswell GT3 variant.Kenneth Graunke2013-05-091-0/+6
* intel: Remove the last spans code!Eric Anholt2013-04-301-3/+0
* mesa: convert _NEW_RASTERIZER_DISCARD to a driver flagMarek Olšák2013-04-241-0/+1
* mesa,i965: use NewDriverState to communicate TFB state changes with the driverMarek Olšák2013-04-241-0/+2
* i965: bump MAX_DEPTH_TEXTURE_SAMPLES to 4/8Chris Forbes2013-03-241-2/+2
* mesa: allow internalformat_query with multisample texture targetsChris Forbes2013-03-241-2/+4
* i965: Don't print a fatal-looking message if intelCreateContext fails.Kenneth Graunke2013-03-201-1/+0
* i965: Make perf_debug() output to GL_ARB_debug_output in a debug context.Eric Anholt2013-03-051-1/+5
* i965: expose sample positionsChris Forbes2013-03-021-0/+3
* i965: expose new max sample countsChris Forbes2013-03-021-2/+10
* i965: Set UniformBufferOffsetAlignment to sizeof(vec4)Ian Romanick2013-02-071-0/+1
* i965: Add chipset limits for Haswell GT1/GT2.Kenneth Graunke2013-01-281-1/+17
* mesa: Make the drivers call a non-code-generated dispatch table setup.Eric Anholt2013-01-211-1/+1
* intel: Enable GL_ARB_internalformat_queryIan Romanick2013-01-151-0/+23
* intel: Move validation of context version into intelInitContextChad Versace2013-01-151-42/+5
* driconf: Add a new option: disable_glsl_line_continuationsCarl Worth2013-01-111-0/+2
* drivers: compute version and then initialize exec tableJordan Justen2012-12-161-0/+8
* i965: Add a debug flag for counting cycles spent in each compiled shader.Eric Anholt2012-12-051-0/+3
* mesa: Rename API_OPENGL to API_OPENGL_COMPAT.Paul Berry2012-11-291-1/+1
* i965: Validate requested GLES context version in brwCreateContextChad Versace2012-11-191-33/+25
* i965/fs: Statically allocate the reg_sets at context initialization.Eric Anholt2012-10-171-0/+2
* mesa: Remove the EmitNVTempInitialization shader compiler option.Kenneth Graunke2012-10-161-1/+0
* i965: Reduce maximum GL_ARB_fragment_program instruction count to 1024.Eric Anholt2012-10-081-4/+4
* i965: brwInitVtbl needs to know the chipset generationIan Romanick2012-09-281-0/+5
* i965: Don't free the intel_context structure when intelCreateContext fails.Ian Romanick2012-09-281-3/+2
* mesa: s/FREE/free/Brian Paul2012-09-011-1/+1
* i965: Allow creation of OpenGL 3.1 contextsIan Romanick2012-08-291-0/+19
* i965: Set context flagsIan Romanick2012-08-291-0/+8
* i965: Disable the swrast context setup on GL 3.1 core.Eric Anholt2012-08-281-1/+3
* i965/gen6+: Add support for GL_ARB_timer_query.Eric Anholt2012-08-261-0/+2
* i965: Validate API and version in brwCreateContextIan Romanick2012-08-131-3/+37
* i965/gen7: Reduce GT1 WM thread count according to updated BSpec.Eric Anholt2012-07-271-1/+1
* intel: increase wm thread number to 80 on gen6 GT2Zou Nan hai2012-07-271-5/+1
* i965/msaa: Switch on 8x MSAA for Gen7.Paul Berry2012-07-241-1/+3
* i965/msaa: Remove comment about falsely claiming to support MSAA.Paul Berry2012-07-241-5/+0
* i965/gen7: Increase the WM threads to hardware limits.Eric Anholt2012-07-201-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 16:38:23 +0000