aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_blorp.c
Commit message (Expand)AuthorAgeFilesLines
* i965: drop brw->is_g4x in favor of devinfo->is_g4xLionel Landwerlin2017-08-301-1/+1
* i965: drop brw->gen in favor of devinfo->genLionel Landwerlin2017-08-301-10/+18
* i965: Make a BRW_NEW_FAST_CLEAR_COLOR dirty bit.Kenneth Graunke2017-08-231-3/+10
* i965/blorp: Correct type of src_format in call to intel_miptree_texture_aux_u...Scott D Phillips2017-08-141-1/+2
* i965: Reduce passing 2x32b of reloc_domains to 2 bitsChris Wilson2017-08-041-6/+2
* i965: Shut up Coverity warning about HiZ buffers.Kenneth Graunke2017-07-251-0/+1
* i965: Fix = vs == in MCS aux usage assert.Kenneth Graunke2017-07-251-1/+1
* i965: Enable regular fast-clears (CCS_D) on gen9+Jason Ekstrand2017-07-221-5/+5
* i965/miptree: Take an aux_usage in prepare/finishJason Ekstrand2017-07-221-13/+12
* i965/blorp: Use prepare/finish_depth for depth clearsJason Ekstrand2017-07-221-36/+21
* i965/blorp: Use render_aux_usage for color clearsJason Ekstrand2017-07-221-12/+6
* i965/blorp: Be more accurate about aux usage in blorp_copyJason Ekstrand2017-07-221-13/+42
* i965/blorp: Use texture/render_aux_usage for blitsJason Ekstrand2017-07-221-16/+16
* i965/blorp: Do prepare/finish manuallyJason Ekstrand2017-07-221-38/+92
* i965/miptree: Add support for partially resolving MCSJason Ekstrand2017-07-221-0/+24
* i965/blorp: Do flushes around depth resolvesJason Ekstrand2017-07-221-78/+72
* i965/blorp: Use the renderbuffer format for clearsJason Ekstrand2017-07-221-1/+9
* i965/miptree: Clean-up unusedTopi Pohjolainen2017-07-221-7/+1
* i965/miptree: Switch to isl_surf::samplesTopi Pohjolainen2017-07-201-8/+8
* i965/miptree: Use num_samples of 1 instead of 0 for single-sampledTopi Pohjolainen2017-07-201-1/+1
* i965/miptree: Switch to isl_surf::msaa_layoutTopi Pohjolainen2017-07-201-2/+1
* i965: Make irb::mt_layer logical instead of physicalTopi Pohjolainen2017-07-181-35/+9
* i965/miptree: Replace is_lossless_compressed with mt->aux_usage checksJason Ekstrand2017-07-171-1/+1
* i965/miptree: Rework aux enablingJason Ekstrand2017-06-231-2/+2
* i965/miptree: Rename the non_msrt_mcs functions to _ccsJason Ekstrand2017-06-231-1/+1
* i965: Rename some vague format members of brw_contextChad Versace2017-06-221-5/+5
* i965: Fall back to normal blorp clear instead of meta clearIan Romanick2017-06-201-24/+19
* i965/blorp: Use hiz surface instead of creating copyTopi Pohjolainen2017-06-191-14/+10
* i965/miptree/gen7+: Use isl for hiz layoutsTopi Pohjolainen2017-06-191-3/+3
* i965/miptree: Use isl for mcs layoutsTopi Pohjolainen2017-06-191-0/+2
* i965/gen6: Use isl for hizTopi Pohjolainen2017-06-191-2/+7
* i965/miptree: Refactor isl aux usage resolverTopi Pohjolainen2017-06-191-1/+3
* i965/blorp: Prepare for isl based miptreesTopi Pohjolainen2017-06-191-2/+7
* i965: Use blorp for depth/stencil clears on gen6+Jason Ekstrand2017-06-141-0/+105
* i965/blorp: Set aux_usage to NONE for miplevels without HiZJason Ekstrand2017-06-141-0/+6
* i965/blorp: Do an end-of-pipe sync around CCS opsJason Ekstrand2017-06-141-12/+4
* i965/cnl: Start using CNL MOCS definesAnuj Phogat2017-06-091-3/+3
* i965/cnl: Handle gen10 in switch cases across the driverAnuj Phogat2017-06-091-0/+6
* i965: Use the new get/set_aux_state functions for color clearsJason Ekstrand2017-06-071-7/+6
* i965: Move blorp to the new resolve functionsJason Ekstrand2017-06-071-45/+19
* i965/blorp: Move MCS allocation earlier for clearsJason Ekstrand2017-06-071-14/+14
* i965/blorp: Refactor do_single_blorp_clearJason Ekstrand2017-06-071-17/+23
* i965/blorp: Take an explicit fast clear op in resolve_colorJason Ekstrand2017-06-071-13/+2
* i965/miptree: Refactor intel_miptree_resolve_colorJason Ekstrand2017-06-071-1/+2
* i965: Use BLORP for all HiZ opsJason Ekstrand2017-06-071-15/+10
* i965: Move the post-HiZ-clear flush/stall to intel_hiz_execJason Ekstrand2017-06-071-0/+18
* intel/blorp: Refactor the HiZ op interfaceJason Ekstrand2017-06-071-2/+1
* i965/blorp: Inline gen6_blorp_execJason Ekstrand2017-06-071-18/+11
* i965: Perform HiZ flush/stall prior to HiZ resolvesJason Ekstrand2017-06-071-13/+26
* i965: Move the pre-depth-clear flush/stalls to intel_hiz_execJason Ekstrand2017-06-071-0/+58