aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel
Commit message (Expand)AuthorAgeFilesLines
* anv/query: Use anv_address everywhereJason Ekstrand2018-09-171-57/+64
* anv/query: Write both dwords in emit_zero_queriesJason Ekstrand2018-09-171-0/+5
* anv/query: Increment an index while writing resultsJason Ekstrand2018-09-171-36/+31
* i965/fs: Don't propagate conditional modifiers from integer compares to addsIan Romanick2018-09-171-1/+9
* anv/memcpy: fix build after starting to use addressesCaio Marcelo de Oliveira Filho2018-09-141-2/+2
* anv/cmd_buffer: Take an address in emit_lrmJason Ekstrand2018-09-141-17/+16
* anv/memcpy: Use addresses instead of bo+offsetJason Ekstrand2018-09-143-35/+34
* anv/so_memcpy: Use the correct SO_BUFFER size on gen8+Jason Ekstrand2018-09-141-1/+1
* anv: Silence a couple compiler warningsJason Ekstrand2018-09-122-3/+2
* intel/tools: fix initial position of window in aubinator viewerTapani Pälli2018-09-121-4/+17
* anv: Support v3 of VK_EXT_vertex_attribute_divisorJason Ekstrand2018-09-102-1/+9
* anv: Clamp scissors to the framebuffer boundaryJason Ekstrand2018-09-072-3/+5
* anv: Disable the vertex cache when tessellating on SKL GT4Jason Ekstrand2018-09-071-1/+22
* anv: Implement a VF cache invalidate workaroundJason Ekstrand2018-09-071-0/+25
* anv: Re-emit vertex buffers when the pipeline changesJason Ekstrand2018-09-071-0/+2
* Replace uses of _mesa_bitcount with util_bitcountDylan Baker2018-09-0713-30/+38
* intel/genxml: turn SLM Enable bit into booleanLionel Landwerlin2018-09-073-3/+3
* i965/tools: 32bit compilation with mesonSergii Romantsov2018-09-071-1/+1
* intel: compiler option msse2 and mstackrealignSergii Romantsov2018-09-073-3/+4
* anv/pipeline: Only consider double elements which actually existJason Ekstrand2018-09-061-1/+2
* nir: Drop the vs_inputs_dual_locations optionJason Ekstrand2018-09-061-3/+0
* intel/compiler: remove unused get_image_base_type()Eric Engestrom2018-09-061-19/+0
* Revert "i965/tools: 32bit compilation with meson"Lionel Landwerlin2018-09-061-1/+1
* i965/tools: 32bit compilation with mesonSergii Romantsov2018-09-061-1/+1
* i965/fs: include multisamplers on image_intrinsic_coord_componentsAlejandro Piñeiro2018-09-051-0/+2
* intel/compiler: rename brw_nir_lower_glsl_imagesAlejandro Piñeiro2018-09-051-2/+2
* intel/compiler: Remove redundant nir_remove_dead_variables callJason Ekstrand2018-09-041-2/+0
* intel: compiler: remove dead local variables at optimization passLionel Landwerlin2018-09-031-0/+5
* intel/decoder: fix the possible out of bounds group_iterAndrii Simiklit2018-09-031-1/+4
* anv/blorp: Fix a comment as per Nanley's review feedbackJason Ekstrand2018-09-011-2/+2
* anv/blorp: Do more flushing around HiZ clearsJason Ekstrand2018-09-011-11/+33
* i965/vec4: Clamp indirect tes input array reads with 0x0fffffffIan Romanick2018-09-011-1/+11
* i965/vec4: Correctly handle uniform sources in generate_tes_add_indirect_urb_...Ian Romanick2018-09-011-1/+14
* intel: Introducing Amber Lake platformRodrigo Vivi2018-08-313-1/+3
* intel: aubinator: Adding missed platforms to the error message.Rodrigo Vivi2018-08-311-2/+3
* Revert "intel/tools/aubwrite: Always use physical addresses for traces."Kenneth Graunke2018-08-302-13/+11
* intel/nir: Lowering image loads and stores trashes all metadataJason Ekstrand2018-08-301-2/+2
* intel/compiler: Remove surface_idx from brw_image_paramJason Ekstrand2018-08-294-17/+6
* intel: Use TXS for image_size when we have a typed surfaceJason Ekstrand2018-08-295-4/+74
* anv,i965: Lower away image derefs in the driverJason Ekstrand2018-08-297-166/+237
* nir: Use a bitfield for image access qualifiersJason Ekstrand2018-08-292-2/+3
* intel/compiler: Use two components for 1D array image sizesJason Ekstrand2018-08-292-29/+20
* isl: Use the view array length for the image sizeJason Ekstrand2018-08-291-2/+5
* intel/compiler: Do image load/store lowering to NIRJason Ekstrand2018-08-298-1120/+885
* anv/pipeline: Remove dead image loads in lower_input_attacnmentsJason Ekstrand2018-08-291-2/+2
* nir/format_convert: Rename nir_format_bitcast_uint_vecJason Ekstrand2018-08-291-1/+1
* intel/tools: new i965_disasm toolSagar Ghuge2018-08-293-0/+207
* anv: Free the app and engine nameJason Ekstrand2018-08-291-0/+3
* anv: blorp: support multiple aspect blitsLionel Landwerlin2018-08-291-70/+75
* i965/vec4: Emit BRW_AOP_INC or BRW_AOP_DEC for atomicAdd of +1 or -1Ian Romanick2018-08-281-3/+16
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 08:11:51 +0000