aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/genxml/gen8.xml
Commit message (Expand)AuthorAgeFilesLines
* intel/genxml: turn SLM Enable bit into booleanLionel Landwerlin2018-09-071-1/+1
* intel: decoder: unify MI_BB_START field namingLionel Landwerlin2018-08-241-3/+3
* intel/genxml: Add bitmasks for CS_DEBUG_MODE2/INSTPM.Rafael Antognolli2018-06-181-0/+5
* intel/genxml: Fix some more fake booleans in genxml.Kenneth Graunke2018-05-071-1/+1
* intel: genxml: decode variable length MI_LRILionel Landwerlin2018-04-031-0/+4
* intel: genxml: add preemption control instructionsLionel Landwerlin2018-04-031-0/+6
* intel/genxml: Add SAMPLER_INSTDONE register.Rafael Antognolli2018-03-261-0/+23
* intel/genxml: Add ROW_INSTDONE register.Rafael Antognolli2018-03-261-0/+18
* intel/genxml: Add SC_INSTDONE register.Rafael Antognolli2018-03-261-0/+24
* intel: genxml: add INSTPM/CS_DEBUG_MODE2 registersLionel Landwerlin2018-03-201-0/+7
* intel: Drop SURFACE_FORMAT enum from genxml.Kenneth Graunke2018-03-051-226/+2
* genxml: Add missing INSTDONE_1 bits on Gen7.5+.Kenneth Graunke2018-01-091-0/+2
* intel/genxml: Delete empty groupsJason Ekstrand2017-11-131-2/+0
* intel: genxml: make a couple of enums show up in aubinatorLionel Landwerlin2017-07-021-11/+11
* genxml: Make 3DSTATE_CONSTANT_BODY on Gen7+ use arrays.Kenneth Graunke2017-06-011-8/+6
* genxml: Add alias for MOCS.Rafael Antognolli2017-05-111-0/+1
* i965: Fix line width on Cherryview.Kenneth Graunke2017-05-041-0/+1
* genxml: Normalize xml for 3DSTATE_CC_STATE_POINTERS.Rafael Antognolli2017-05-031-1/+1
* genxml: Rename "Function Enable" to "Enable".Rafael Antognolli2017-05-031-3/+3
* genxml: 3DSTATE_VS rename Function Enable to Enable.Rafael Antognolli2017-05-031-1/+1
* genxml: Add alias for MOCS.Rafael Antognolli2017-05-031-0/+1
* genxml: Make BLEND_STATE command support variable length array.Rafael Antognolli2017-04-241-2/+2
* genxml: Add better support for MI_MATHJason Ekstrand2017-04-201-4/+65
* intel: genxml: add RING_BUFFER_CTL registersLionel Landwerlin2017-04-041-0/+69
* intel: genxml: add FAULT_REG registerLionel Landwerlin2017-04-041-0/+23
* intel: genxml: add ACTHD registersLionel Landwerlin2017-04-041-0/+16
* intel: genxml: add GFX_ARB_ERROR_RPT registerLionel Landwerlin2017-04-041-0/+18
* intel: genxml: add INSTDONE registersLionel Landwerlin2017-04-041-0/+71
* genxml: Whitespace fixesJason Ekstrand2017-03-241-4/+4
* genxml/gen8: Remove BLACK_LEVEL_CORRECTION_STATEJason Ekstrand2017-03-241-6/+0
* genxml: Make MI_STORE_DATA_IMM have a single 64-bit data fieldJason Ekstrand2017-03-171-2/+1
* genxml: s/Clipper Statistics Enable/Statistics Enable/Jason Ekstrand2017-03-171-1/+1
* genxml: Add pipeline statistics registers on gen7+Jason Ekstrand2017-03-171-0/+44
* genxml: Add XML version tagsJason Ekstrand2017-03-161-0/+1
* genxml: Add the CACHE_MODE_1 register on gen8Jason Ekstrand2017-02-141-0/+21
* genxml: Rename 3DSTATE_HS::Enable to "Function Enable".Kenneth Graunke2017-01-101-1/+1
* genxml: Make Gen8 3DSTATE_DS SIMD8 enable work like Gen9+.Kenneth Graunke2016-12-141-1/+4
* intel/genxml: Fix ksp for INTERFACE_DESCRIPTOR_DATAKristian H. Kristensen2016-11-291-2/+1
* intel/genxml: Use enum 3D_Logic_Op_Function where applicableKristian H. Kristensen2016-11-291-1/+1
* intel/genxml: Use blend function and factor enums where applicableKristian H. Kristensen2016-11-291-6/+6
* intel/genxml: Use enum 3D_Vertex_Component_Control where applicableKristian H. Kristensen2016-11-291-4/+4
* intel/genxml: Use enum 3D_Stencil_Operation where applicableKristian H. Kristensen2016-11-291-6/+6
* intel/genxml: Use enum SURFACE_FORMAT where applicableKristian H. Kristensen2016-11-291-2/+2
* intel/genxml: Use enum 3D_Prim_Topo_Type where applicableKristian H. Kristensen2016-11-291-4/+4
* intel/genxml: Use 3D_Compare_Function for gen8+ test functionsKristian H. Kristensen2016-11-291-4/+4
* intel/genxml: Move enums above structsKristian H. Kristensen2016-11-291-402/+402
* genxml: Add values for Barycentric Interpolation ModeKristian H. Kristensen2016-11-291-1/+8
* intel/genxml: Add SO_WRITE_OFFSET registers for gen7-9Jason Ekstrand2016-11-161-0/+16
* intel/genxml: Make 3DSTATE_WM more consistent across gensJason Ekstrand2016-11-161-3/+3
* intel/genxml: Make some 3DSTATE_GS fields more consistentJason Ekstrand2016-11-161-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 12:27:38 +0000