index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
intel
/
compiler
/
brw_vec4.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
intel/fs: Remove program key argument from generator.
Francisco Jerez
2018-06-28
1
-1
/
+1
*
i965/vec4: Optimize OR with 0 into a MOV
Ian Romanick
2018-06-15
1
-0
/
+8
*
i965/vec4: Don't register coalesce into source of VS_OPCODE_UNPACK_FLAGS_SIMD4X2
Ian Romanick
2018-06-15
1
-0
/
+9
*
intel: activate the gl_BaseVertex lowering
Antia Puentes
2018-05-02
1
-6
/
+1
*
intel: emit is_indexed_draw in the same VE than gl_DrawID
Antia Puentes
2018-05-02
1
-5
/
+9
*
intel/compiler: Add uses_is_indexed_draw flag
Antia Puentes
2018-05-02
1
-0
/
+4
*
intel: Handle firstvertex in an identical way to BaseVertex
Antia Puentes
2018-04-19
1
-0
/
+1
*
intel/compiler: Add a uses_firstvertex flag
Neil Roberts
2018-04-19
1
-0
/
+4
*
intel/vec4: Set channel_sizes for MOV_INDIRECT sources
Jason Ekstrand
2018-03-30
1
-1
/
+4
*
i965/vec4: Fix null destination register in 3-source instructions
Ian Romanick
2018-03-26
1
-0
/
+26
*
i965: Add negative_equals methods
Ian Romanick
2018-03-26
1
-0
/
+7
*
i965/fs: Add infrastructure for generating CSEL instructions.
Kenneth Graunke
2018-03-08
1
-0
/
+1
*
intel: Drop program size pointer from vec4/fs assembly getters.
Kenneth Graunke
2018-03-02
1
-3
/
+2
*
intel/ir: Allow representing additional flag subregisters in the IR.
Francisco Jerez
2018-03-02
1
-3
/
+4
*
compiler: tidy up double_inputs_read uses
Timothy Arceri
2018-01-30
1
-1
/
+1
*
i965: Drop support for the legacy SNORM -> Float equation.
Kenneth Graunke
2018-01-02
1
-5
/
+2
*
i965: Combine {VS,FS}_OPCODE_GET_BUFFER_SIZE opcodes.
Kenneth Graunke
2017-12-30
1
-1
/
+1
*
i965/vec4: fix splitting of interleaved attributes
Iago Toral Quiroga
2017-11-24
1
-1
/
+6
*
intel/compiler: Remove final_program_size from brw_compile_*
Jordan Justen
2017-10-31
1
-4
/
+2
*
intel/compiler: add new field for storing program size
Carl Worth
2017-10-31
1
-0
/
+1
*
i965: remove unused variable
Eric Engestrom
2017-10-30
1
-3
/
+0
*
i965: Delete unused brw_vs_prog_data::nr_attributes field.
Kenneth Graunke
2017-10-27
1
-1
/
+0
*
intel: Allocate prog_data::[pull_]param deeper inside the compiler
Jason Ekstrand
2017-10-12
1
-2
/
+1
*
intel: Rewrite the world of push/pull params
Jason Ekstrand
2017-10-12
1
-10
/
+7
*
i965/vec4: Use 'class' src_reg, rather than 'struct' src_reg
Matt Turner
2017-08-21
1
-1
/
+1
*
i965: Move brw_reg_type_letters() as well
Matt Turner
2017-08-21
1
-2
/
+2
*
i965: Reorder brw_reg_type enum values
Matt Turner
2017-08-21
1
-1
/
+2
*
i965: Push UBO data, but don't use it just yet.
Kenneth Graunke
2017-07-13
1
-0
/
+3
*
intel: compiler/i965: fix is_broxton checks
Lionel Landwerlin
2017-06-20
1
-1
/
+1
*
i965/cnl: Make URB {VS, GS, HS, DS} sizes non multiple of 3
Anuj Phogat
2017-06-09
1
-2
/
+9
*
i965/vec4: load dvec3/4 uniforms first in the push constant buffer
Samuel Iglesias Gonsálvez
2017-05-18
1
-27
/
+80
*
i965/vec4: Use NIR to do GS input remapping
Jason Ekstrand
2017-05-09
1
-60
/
+0
*
i965/vec4: Use NIR remapping for VS attributes
Jason Ekstrand
2017-05-09
1
-36
/
+24
*
intel/compiler/vs: Move inputs_read handling to generic code
Jason Ekstrand
2017-05-09
1
-0
/
+3
*
i965/vec4: Set VERT_BIT_EDGEFLAG based on the VUE map
Jason Ekstrand
2017-05-09
1
-0
/
+11
*
i965/vs: Set uses_vertexid and friends from brw_compile_vs
Jason Ekstrand
2017-05-09
1
-0
/
+17
*
nir: Embed the shader_info in the nir_shader again
Jason Ekstrand
2017-05-09
1
-10
/
+10
*
i965/vec4: fix register width for DF VGRF and UNIFORM
Samuel Iglesias Gonsálvez
2017-05-03
1
-5
/
+7
*
i965/vec4: fix vertical stride to avoid breaking region parameter rule
Samuel Iglesias Gonsálvez
2017-05-03
1
-18
/
+32
*
i965/vec4: Use reads_accumulator_implicitly(), not MACH checks.
Kenneth Graunke
2017-04-24
1
-4
/
+4
*
i965/vec4: Avoid reswizzling MACH instructions in opt_register_coalesce().
Kenneth Graunke
2017-04-22
1
-0
/
+7
*
i965/vec4: split VEC4_OPCODE_FROM_DOUBLE into one opcode per destination's type
Samuel Iglesias Gonsálvez
2017-04-14
1
-3
/
+9
*
i965/vec4: keep original type when dealing with null registers
Juan A. Suarez Romero
2017-04-14
1
-0
/
+2
*
i965/vec4: split DF instructions and later double its execsize in IVB/BYT
Samuel Iglesias Gonsálvez
2017-04-14
1
-0
/
+10
*
i965: Move the back-end compiler to src/intel/compiler
Jason Ekstrand
2017-03-13
1
-0
/
+2851