aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/compiler/brw_disasm.c
Commit message (Expand)AuthorAgeFilesLines
* i965: Add align1 ternary instruction disassembler supportMatt Turner2017-10-201-64/+288
* i965: Add align1 ternary instruction support to conversion functionsMatt Turner2017-10-201-12/+4
* i965: Rename brw_inst's functions that access the 3src register typeMatt Turner2017-10-201-8/+8
* i965: Rename brw_inst 3src functions in preparation for align1Matt Turner2017-10-201-23/+23
* i965: Print subreg in units of type-size on ternary instructionsMatt Turner2017-10-201-5/+26
* i965: Fix support for disassembling 64-bit integer immediatesMatt Turner2017-10-041-2/+2
* i965: Stop using hardware register types directlyMatt Turner2017-08-211-28/+19
* i965: Add brw_hw_reg_type_to_letters() and use it in brw_disasm.cMatt Turner2017-08-211-39/+33
* i965: Rename brw_inst's functions that access the register typeMatt Turner2017-08-211-11/+11
* i965: Reverse file/type arguments to register type functionsMatt Turner2017-08-211-2/+2
* i965: Add support for disassembling 64-bit integer immediatesMatt Turner2017-08-211-0/+6
* i965: Use separate enums for register vs immediate typesMatt Turner2017-08-211-22/+24
* i965: Fix indentationMatt Turner2017-08-021-6/+6
* intel/compiler: Make brw_disasm take const assemblyJason Ekstrand2017-05-261-10/+10
* i965/disasm: also print nibctrl in IVB for execsize=8Iago Toral Quiroga2017-04-141-3/+3
* i965: Move the back-end compiler to src/intel/compilerJason Ekstrand2017-03-131-0/+1646
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 21:04:38 +0000