aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* freedreno/ir3: handle VTXID_BASE for indirect drawsRob Clark2017-12-191-2/+41
* freedreno/ir3: add ctx->mem_to_mem()Rob Clark2017-12-194-14/+49
* freedreno/a5xx: use vertex_id_zero_baseRob Clark2017-12-192-20/+1
* r600: clear compressed flags in image state on unbind.Dave Airlie2017-12-191-0/+2
* swr: Account for index_bias in offsetsGeorge Kyriazis2017-12-181-3/+3
* r600: only reported tgsi ir compute support on evergreen+Dave Airlie2017-12-181-1/+3
* amd/common: add ac_vgt_gs_mode() helperSamuel Pitoiset2017-12-181-29/+3
* amd/common: add ac_get_cb_shader_mask() helperSamuel Pitoiset2017-12-181-33/+1
* r600: export robust buffer accessDave Airlie2017-12-181-1/+1
* r600: export GLSL 430Dave Airlie2017-12-181-1/+1
* r600/cs: add compute support to capsDave Airlie2017-12-181-2/+2
* r600: always flush between gfx and computeDave Airlie2017-12-185-0/+21
* r600: fix unused variable warningDave Airlie2017-12-181-1/+0
* freedreno/a5xx: add a5xx blitterRob Clark2017-12-178-1/+498
* freedreno: add generic blitterRob Clark2017-12-177-2/+161
* freedreno: add non-draw batches for compute/blitRob Clark2017-12-1712-32/+82
* freedreno: track staging and shadow perf ctrs for the HUDRob Clark2017-12-175-0/+16
* freedreno: staging upload transfersRob Clark2017-12-173-43/+135
* freedreno: update generated headersRob Clark2017-12-177-63/+334
* radeonsi: don't call force_dcc_off for buffersMarek Olšák2017-12-161-1/+1
* radeon/uvd: add and manage render picture listBoyuan Zhang2017-12-151-4/+25
* radeon/vcn: add and manage render picture listBoyuan Zhang2017-12-151-4/+24
* vl: remove is idr flagBoyuan Zhang2017-12-151-1/+0
* st/va: directly use idr pic flagBoyuan Zhang2017-12-151-5/+3
* radeon/vce: determine idr by pic typeBoyuan Zhang2017-12-151-1/+1
* radeon/vcn: determine idr by pic typeBoyuan Zhang2017-12-151-1/+1
* swr/rast: Move more RTAI handling out of binnerTim Rowley2017-12-152-12/+2
* swr/rast: EXTRACT2 changed from vextract/vinsert to vshuffleTim Rowley2017-12-153-61/+32
* swr/rast: Fix cache of API thread event managerTim Rowley2017-12-151-1/+1
* swr/rast: Replace VPSRL with LSHRTim Rowley2017-12-154-41/+4
* swr/rast: Rework thread binding parameters for machine partitioningTim Rowley2017-12-157-88/+322
* swr/rast: Pull of RTAI gather & offset out of clip/bin codeTim Rowley2017-12-157-146/+203
* swr/rast: Remove no-op VBROADCAST of vIDTim Rowley2017-12-151-2/+2
* swr/rast: SIMD16 Fetch - Fully widen 32-bit integer vertex componentsTim Rowley2017-12-154-17/+109
* swr/rast: Replace INSERT2 vextract/vinsert with JOIN2 vshuffleTim Rowley2017-12-153-105/+30
* swr/rast: SIMD16 Fetch - Fully widen 16-bit float vertex componentsTim Rowley2017-12-151-7/+48
* swr/rast: SIMD16 Fetch - Fully widen 32-bit float vertex componentsTim Rowley2017-12-154-32/+194
* swr/rast: Pass prim to ClipSimdTim Rowley2017-12-151-5/+5
* swr/rast: Pull most of the VPAI manipulation out of the binner/clipperTim Rowley2017-12-157-158/+177
* swr/rast: Move GatherScissors to headerTim Rowley2017-12-152-127/+127
* swr/rast: Rewrite Shuffle8bpcGatherd using shuffleTim Rowley2017-12-151-182/+62
* swr/rast: Convert gather masks to Nx1bitTim Rowley2017-12-152-40/+14
* swr/rast: WIP - Widen fetch shader to SIMD16Tim Rowley2017-12-151-27/+689
* swr/rast: Corrections to multi-scissor handlingTim Rowley2017-12-151-88/+88
* swr/rast: Binner fixes for viewport index offset handlingTim Rowley2017-12-152-2/+12
* swr/rast: Remove unneeded copy of gather maskTim Rowley2017-12-152-79/+23
* freedreno: use u_transfer_helperRob Clark2017-12-152-229/+44
* gallium/util: add u_transfer_helperRob Clark2017-12-155-1/+649
* gallivm: implement accurate corner behavior for textureGather with cube mapsRoland Scheidegger2017-12-141-103/+201
* gallivm: fix an issue with NaNs with seamless cube filteringRoland Scheidegger2017-12-141-0/+11
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-09 02:22:11 +0000