aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* freedreno/a5xx: ARB_framebuffer_no_attachments supportRob Clark2017-11-163-1/+11
* tgsi/exec: fix LDEXP in softpipeNicolai Hähnle2017-11-161-1/+1
* radeonsi: copy some nir gs infoTimothy Arceri2017-11-161-0/+7
* ac: add gs_{prim,invocation}_id to the abiTimothy Arceri2017-11-162-10/+6
* radeonsi: gather stream info in nir pathTimothy Arceri2017-11-161-0/+37
* tgsi: whitespace clean-ups in tgsi_util.[ch]Brian Paul2017-11-152-40/+34
* svga: s/unsigned/enum tgsi_texture_type/Brian Paul2017-11-151-5/+5
* tgsi: s/unsigned/enum tgsi_texture_type/Brian Paul2017-11-152-8/+8
* gallium/wgl: fix default pixel format issueFrank Richter2017-11-151-2/+21
* svga: issue debug warning for unsupported two-sided stencil stateBrian Paul2017-11-151-0/+15
* etnaviv: Add sampler TS supportWladimir J. van der Laan2017-11-153-6/+99
* etnaviv: Flush TS cache before changing TS configurationWladimir J. van der Laan2017-11-151-0/+5
* etnaviv: Add TS_SAMPLER formats to etnaviv_formatWladimir J. van der Laan2017-11-152-74/+91
* etnaviv: Check that resource has a valid TS in etna_resource_needs_flushWladimir J. van der Laan2017-11-152-1/+18
* etnaviv: rnndb updateWladimir J. van der Laan2017-11-156-9/+20
* r600: set the number type correctly for float rts in cb setupRoland Scheidegger2017-11-152-2/+15
* r600: use ieee version of rsqRoland Scheidegger2017-11-151-5/+1
* r600: use ieee version of rcpRoland Scheidegger2017-11-151-6/+2
* r600: use DX10_CLAMP bit in shader setupRoland Scheidegger2017-11-152-0/+15
* r600: use min_dx10/max_dx10 instead of min/maxRoland Scheidegger2017-11-152-6/+9
* r600: fix cubemap arraysDave Airlie2017-11-151-9/+17
* freedreno/a5xx: small comment fixRob Clark2017-11-141-1/+1
* freedreno/a5xx: indirect draw supportRob Clark2017-11-142-1/+37
* freedreno/a5xx: split out helper for pipeline stallsRob Clark2017-11-142-6/+13
* freedreno: update generated headersRob Clark2017-11-146-16/+135
* gallium/radeon: disable the cache when nir backend enabledTimothy Arceri2017-11-151-0/+4
* gallium/tgsi: add tess output supoort to tgsi_get_gl_varying_semantic()Timothy Arceri2017-11-151-0/+8
* gallium/tgsi: add prim id to tgsi_get_gl_varying_semantic()Timothy Arceri2017-11-151-0/+4
* broadcom/vc4: fix indentation in vc4_screen.cAndres Rodriguez2017-11-141-8/+8
* swr/rast: Faster emulated simd16 permuteTim Rowley2017-11-141-23/+11
* swr/rast: Use gather instruction for i32gather_ps on simd16/avx512Tim Rowley2017-11-141-11/+1
* radeonsi: remove has_cp_dma, has_streamout flags (v2)Marek Olšák2017-11-143-20/+2
* meson: don't use build_by_default for specific gallium driversDylan Baker2017-11-1313-34/+25
* r600/shader: handle bitfield extract semantics properly.Dave Airlie2017-11-141-4/+53
* r600: handle bitfieldInsert corner case.Dave Airlie2017-11-141-1/+39
* r600: add gs tri strip adjacency fix.Dave Airlie2017-11-144-5/+62
* r600: fix isoline tess factor component swapping.Dave Airlie2017-11-141-0/+7
* r600/shader: reserve first register of vertex shader.Dave Airlie2017-11-141-2/+4
* r600: don't emit atomic save if we have no atomic counters.Dave Airlie2017-11-141-0/+3
* etnaviv: automake,meson: include common_3d.xml.h in the sources listsJuan A. Suarez Romero2017-11-132-0/+2
* freedreno/a5xx: fix SSBO emit for non-zero offsetRob Clark2017-11-121-1/+1
* freedreno/a5xx: remove obsolete commentRob Clark2017-11-121-4/+0
* freedreno/ir3: don't create split/fo if only writing .xRob Clark2017-11-121-0/+6
* freedreno/a5xx: indirect gridsRob Clark2017-11-123-20/+86
* freedreno/a5xx: add global size compute capRob Clark2017-11-121-0/+5
* freedreno/ir3: turn on std430 packingRob Clark2017-11-121-1/+6
* freedreno/a5xx: image supportRob Clark2017-11-128-31/+306
* freedreno/ir3: moar better schedulerRob Clark2017-11-125-58/+227
* freedreno/ir3: move macrosRob Clark2017-11-121-15/+15
* freedreno/ir3: image supportRob Clark2017-11-125-0/+337
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-05 04:23:36 +0000