aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* freedreno/a6xx: remove vismode paramRob Clark2018-10-171-14/+2
* freedreno/ir3: move binning-pass fixup for a6xx+Rob Clark2018-10-171-20/+37
* freedreno/a6xx: a bit more state emit cleanupRob Clark2018-10-174-37/+27
* freedreno/a6xx: move framebuffer state emit to emit_mrt()Rob Clark2018-10-172-29/+24
* freedreno/a6xx: small emit_mrt() cleanupRob Clark2018-10-171-14/+7
* freedreno/a6xx: use program cacheRob Clark2018-10-177-130/+247
* freedreno/ir3: shader variant cacheRob Clark2018-10-175-0/+214
* freedreno/ir3: move binning_pass out of shader variant keyRob Clark2018-10-1721-75/+109
* freedreno/ir3: track # of samplers used by shaderRob Clark2018-10-178-25/+19
* freedreno/a6xx: texture state objRob Clark2018-10-176-33/+251
* freedreno: add resource seqnoRob Clark2018-10-174-3/+11
* freedreno/a6xx: move const emit to state groupRob Clark2018-10-174-15/+70
* freedreno/a6xx: add infrastructure for CP_DRAW_STATERob Clark2018-10-172-0/+46
* freedreno: reduce resource dependency tracking overheadRob Clark2018-10-171-42/+67
* freedreno: Remove the Emacs mode linesNeil Roberts2018-10-17112-224/+0
* freedreno: Fix the Emacs indentation configuration fileNeil Roberts2018-10-171-1/+1
* freedreno: allocate batches from the cache in launch_gridHyunjun Ko2018-10-171-1/+2
* freedreno: adds nondraw param to fd_bc_alloc_batchHyunjun Ko2018-10-174-6/+6
* freedreno/a6xx: remove fd6_emit_render_cntl()Rob Clark2018-10-172-34/+0
* freedreno/ir3: fix broken texcoord inputsRob Clark2018-10-171-21/+1
* freedreno: fix off-by-one error in BEGIN_RING()Rob Clark2018-10-171-1/+1
* radeonsi: track context rolls better for the Vega scissor bug workaroundMarek Olšák2018-10-167-34/+80
* radeonsi: emit sample locations for 1xAA only when the hw bug is presentMarek Olšák2018-10-161-4/+2
* radeonsi: use compute shaders for clear_buffer & copy_bufferMarek Olšák2018-10-168-203/+350
* radeonsi: use copy_buffer in buffer_do_flush_region directlyMarek Olšák2018-10-161-11/+4
* radeonsi: use faster integer division for instance divisorsMarek Olšák2018-10-163-36/+83
* radeonsi: use higher subpixel precision (QUANT_MODE) for smaller viewportsMarek Olšák2018-10-163-9/+53
* radeonsi: move emission of PA_SU_VTX_CNTL into emit_guardbandMarek Olšák2018-10-164-6/+11
* radeonsi: don't re-upload the sample position constant buffer repeatedlyMarek Olšák2018-10-164-16/+33
* radeonsi: set PA_SU_PRIM_FILTER_CNTL optimallyMarek Olšák2018-10-163-4/+13
* radeonsi: center viewport to improve guardband clipping for high resolutionsMarek Olšák2018-10-164-14/+62
* radeonsi: save raster config in screen, add se_tile_repeatMarek Olšák2018-10-163-7/+17
* radeonsi: switch back to standard DX sample positionsMarek Olšák2018-10-161-17/+26
* radeonsi: add GDS support to CP DMAMarek Olšák2018-10-163-21/+89
* radeonsi: rename si_gfx_* functions to si_cp_*Marek Olšák2018-10-165-59/+59
* radeonsi: make si_gfx_write_event_eop more configurableMarek Olšák2018-10-165-15/+29
* intel/nir, freedreno/ir3: Use the separated dead write vars passCaio Marcelo de Oliveira Filho2018-10-151-0/+1
* v3d: Add support for hardware pack/unpack of half floats.Eric Anholt2018-10-151-0/+1
* gallium/ttn: Convert inputs and outputs to derefs of variables.Eric Anholt2018-10-153-9/+10
* freedreno/a6xx: Enable blitterKristian H. Kristensen2018-10-155-0/+623
* freedreno/a6xx: Update headersKristian H. Kristensen2018-10-151-16/+30
* freedreno/a6xx: Remove unnecessary GRAS_2D_BLIT_INFO writeKristian H. Kristensen2018-10-151-2/+0
* gallium/u_transfer_helper: Add support for separate Z24/S8 as well.Kenneth Graunke2018-10-143-3/+5
* r600/sb: Fix constant-logical-operand warning.Vinson Lee2018-10-121-1/+1
* svga: change svga_destroy_shader_variant() to return voidBrian Paul2018-10-095-23/+6
* nvc0: fix blitting red to srgb8_alphaIlia Mirkin2018-10-091-0/+4
* nv50,nvc0: guard against zero-size blitsIlia Mirkin2018-10-092-0/+14
* nv50,nvc0: mark RGBX_UINT formats as renderableIlia Mirkin2018-10-091-4/+4
* freedreno/a5xx+a6xx: fix LRZ pitch alignmentRob Clark2018-10-081-1/+1
* freedreno/a6xx: add LRZ supportRob Clark2018-10-088-132/+104
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 14:23:02 +0000