aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* freedreno: add ir3_compiler to gitignoreIlia Mirkin2016-01-081-0/+1
* gallium: add PIPE_CAP_SHADER_BUFFER_OFFSET_ALIGNMENTIlia Mirkin2016-01-0814-13/+27
* gallium: add PIPE_SHADER_CAP_MAX_SHADER_BUFFERSIlia Mirkin2016-01-089-0/+16
* tgsi: add ureg support for image declsIlia Mirkin2016-01-083-7/+15
* util/pstipple: allow fragment shader POSITION to be a system valueMarek Olšák2016-01-084-4/+8
* gallium: add caps for POSITION and FACE system valuesMarek Olšák2016-01-0814-0/+28
* radeon, si: Use TGSI chan name defines in lp_build_emit_fetch() callsEdward O'Callaghan2016-01-082-8/+8
* nvc0: add ARB_indirect_parameters supportIlia Mirkin2016-01-075-6/+313
* nvc0: add support for real ARB_multi_draw_indirectIlia Mirkin2016-01-074-18/+47
* nvc0: adjust indirect draw macros to handle multiple draws at onceIlia Mirkin2016-01-073-52/+101
* gallium: add caps to expose support for multi indirect drawsIlia Mirkin2016-01-0714-0/+28
* llvmpipe: do 64bit plane calculations in the sse pathRoland Scheidegger2016-01-082-50/+70
* llvmpipe: don't store eo as 64bit intRoland Scheidegger2016-01-084-11/+16
* llvmpipe: use aligned data for the assembly program in setupRoland Scheidegger2016-01-081-17/+21
* radeonsi: adjust the parameters of si_shader_dumpMarek Olšák2016-01-073-20/+11
* radeonsi: move si_shader_dump call out of si_compile_llvmMarek Olšák2016-01-072-2/+11
* radeonsi: inline si_shader_binary_readMarek Olšák2016-01-073-11/+3
* radeonsi: move si_shader_dump call out of si_shader_binary_readMarek Olšák2016-01-073-20/+21
* radeonsi: separate shader dumping code to si_shader_dump and *_dump_statsMarek Olšák2016-01-071-12/+30
* radeonsi: add si_shader_destroy_binaryMarek Olšák2016-01-072-5/+10
* radeonsi: don't pass si_shader to si_compile_llvmMarek Olšák2016-01-073-18/+28
* radeonsi: move si_shader_binary_upload out of si_compile_llvmMarek Olšák2016-01-072-4/+9
* radeonsi: always keep shader code, rodata, and relocs in memoryMarek Olšák2016-01-071-7/+3
* radeonsi: don't pass si_shader to si_shader_binary_readMarek Olšák2016-01-073-14/+19
* radeonsi: don't pass si_shader to si_shader_binary_read_configMarek Olšák2016-01-073-17/+19
* radeonsi: add struct si_shader_configMarek Olšák2016-01-075-64/+68
* radeonsi: move NULL exporting into a separate functionMarek Olšák2016-01-071-15/+22
* radeonsi: move MRT color exporting into a separate functionMarek Olšák2016-01-071-41/+57
* radeonsi: use EXP_NULL for pixel shaders without outputsMarek Olšák2016-01-072-6/+3
* radeonsi: only use LLVMBuildLoad once when updating color outputs at the endMarek Olšák2016-01-071-47/+20
* radeonsi: export "undef" values for undefined PS outputsMarek Olšák2016-01-071-9/+10
* radeonsi: move MRTZ export into a separate functionMarek Olšák2016-01-071-51/+62
* radeonsi: simplify setting the DONE bit for PS exportsMarek Olšák2016-01-072-73/+55
* radeonsi: set SPI color formats and CB_SHADER_MASK outside of compilationMarek Olšák2016-01-073-16/+28
* radeonsi: write all MRTs only if there is exactly one outputMarek Olšák2016-01-072-4/+5
* radeonsi: determine SPI_SHADER_Z_FORMAT outside of shader compilationMarek Olšák2016-01-073-9/+6
* radeonsi: determine DB_SHADER_CONTROL outside of shader compilationMarek Olšák2016-01-073-28/+40
* softpipe: tell draw about the vertex layout we wantRoland Scheidegger2016-01-074-58/+105
* llvmpipe: use ints not unsigned for slotsRoland Scheidegger2016-01-076-67/+73
* draw: nuke the interp parameter from vertex_infoRoland Scheidegger2016-01-0710-76/+71
* softpipe: don't abuse the draw vertex_info struct for something differentRoland Scheidegger2016-01-075-45/+53
* softpipe: fix mapping of "special" vs outputsRoland Scheidegger2016-01-071-12/+17
* llvmpipe: scratch some special handling of vp_index/layerRoland Scheidegger2016-01-074-38/+7
* svga: Rename SVGA_HINT_FLAG_DRAW_EMITTEDSinclair Yeh2016-01-065-17/+17
* svga: allow preemptive flushing on DMA, update, and readback commandsSinclair Yeh2016-01-062-0/+9
* svga: skip vertex attribute instruction with zero usage_maskCharmaine Lee2016-01-061-0/+5
* gallium/r600: Replace ALIGN_DIVUP with DIV_ROUND_UPKrzysztof Sobiecki2016-01-063-3/+2
* vc4: Fix driver build from last minute rebase fix.Eric Anholt2016-01-061-21/+20
* vc4: Optimize out a comparison for bcsel based on an ALU comparisonEric Anholt2016-01-061-14/+59
* vc4: Add missing sRGB decode to texel fetches.Eric Anholt2016-01-061-0/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 03:09:41 +0000