aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/vc4/vc4_qir.h
Commit message (Expand)AuthorAgeFilesLines
* vc4: Add support for coalescing ALU ops into tex_[srtb] MOVs.Eric Anholt2016-11-291-0/+1
* vc4: Make qir_for_each_inst_inorder() safe against removal.Eric Anholt2016-11-291-1/+1
* vc4: Split optimizing VPM writes from VPM reads.Eric Anholt2016-11-291-0/+1
* vc4: Restructure texture insts as ALU ops with tex_[strb] as the dst.Eric Anholt2016-11-291-24/+16
* vc4: Refactor qir_get_op_nsrc(enum qop) to qir_get_nsrc(struct qinst *).Eric Anholt2016-11-291-1/+1
* vc4: Replace the qinst src[] with a fixed-size array.Eric Anholt2016-11-291-1/+1
* vc4: Remove qir_inst4().Eric Anholt2016-11-291-5/+0
* vc4: Don't conditionalize the src1 mov of qir_SEL().Eric Anholt2016-11-221-4/+2
* vc4: Flag the last thread switch in the program as the last.Eric Anholt2016-11-121-0/+5
* vc4: Add support for register allocation for threaded shaders.Eric Anholt2016-11-121-0/+7
* vc4: Add a thread switch QIR instruction.Eric Anholt2016-11-121-0/+10
* vc4: Don't abort when a shader compile fails.Eric Anholt2016-11-091-0/+1
* vc4: Fix live intervals analysis for screening defs in if statements.Eric Anholt2016-10-061-2/+5
* vc4: Handle discards while in control flow.Eric Anholt2016-08-291-0/+1
* vc4: Add support for MUL output rotation.Eric Anholt2016-08-251-0/+12
* vc4: Add support for the 2-bit LOAD_IMM variants.Eric Anholt2016-08-251-0/+26
* vc4: Add a QIR value for the QPU element register.Eric Anholt2016-08-251-0/+1
* vc4: Fix GPU hangs with >16 varying values.Eric Anholt2016-08-241-0/+12
* nir: Define system values for vc4's blending-lowering arguments.Eric Anholt2016-08-221-7/+0
* vc4: Avoid VS shader recompiles by keeping a set of FS inputs seen so far.Eric Anholt2016-08-041-6/+1
* vc4: Avoid generating a custom shader per level in glGenerateMipmaps().Eric Anholt2016-08-031-1/+3
* vc4: Speed up glGenerateMipmaps by avoiding shadow baselevel.Eric Anholt2016-07-151-0/+1
* vc4: Emit resets of the uniform stream at the starts of blocks.Eric Anholt2016-07-131-0/+12
* vc4: Add support for scheduling of branch instructions.Eric Anholt2016-07-131-0/+11
* vc4: Move the QPU instructions to schedule into each block.Eric Anholt2016-07-131-0/+2
* vc4: Add support for NIR loops and break/continue.Eric Anholt2016-07-121-0/+2
* vc4: Add support for storing to NIR registers in a non-SSA fashion.Eric Anholt2016-07-121-0/+12
* vc4: Define a QIR branch instructionEric Anholt2016-07-121-0/+15
* vc4: Implement live intervals using a CFG.Eric Anholt2016-07-121-1/+15
* vc4: Create a basic block structure and move the instructions into it.Eric Anholt2016-07-121-3/+47
* vc4: Add a "qir_for_each_inst_inorder" macro and use it in many places.Eric Anholt2016-07-121-0/+3
* vc4: Regularize instruction emit macrosEric Anholt2016-07-041-37/+24
* vc4: Move SF removal to a separate peephole pass.Eric Anholt2016-07-041-0/+1
* vc4: Drop the dead QIR_PACK() macro.Eric Anholt2016-07-041-8/+0
* vc4: Add support for vertex color clamping in the rasterizer.Eric Anholt2016-05-171-0/+1
* vc4: Add support for loading immediate values in QIR.Eric Anholt2016-05-061-0/+17
* vc4: Add a small QIR validate pass.Eric Anholt2016-05-061-0/+2
* vc4: When emitting an instruction to an existing temp, mark it non-SSA.Eric Anholt2016-05-061-0/+2
* vc4: Use NIR lowering for sRGB decode.Eric Anholt2016-05-021-5/+0
* vc4: Remove the CSE pass.Eric Anholt2016-05-021-1/+0
* vc4: Emit only one FRAG_Z or FRAG_W QIR opcode.Eric Anholt2016-05-021-2/+19
* vc4: Remove unused "immediates" fieldEric Anholt2016-04-181-1/+0
* vc4: Move FRAG_X/Y/REV_FLAG to a QFILE like VPM or TLB color writes.Eric Anholt2016-04-081-6/+7
* vc4: Allow TLB Z/color/stencil writes from any ALU operation in QIR.Eric Anholt2016-04-081-8/+4
* vc4: Add a helper function for the construction of qregs.Eric Anholt2016-04-081-2/+6
* vc4: Drop the multi_instruction distinction for QIR instructions.Eric Anholt2016-04-081-1/+0
* vc4: Switch to using NIR_PASS macros.Eric Anholt2016-04-081-3/+3
* vc4: Move discard handling to the condition flag.Eric Anholt2016-03-161-6/+10
* vc4: Coalesce instructions using VPM reads into the VPM read.Varad Gautam2016-03-151-1/+1
* nir: move to compiler/Emil Velikov2016-01-261-1/+1