index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
gallium
/
drivers
/
radeon
/
R600InstrInfo.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
radeon/llvm: Remove backend code from Mesa
Tom Stellard
2013-01-04
1
-132
/
+0
*
radeon/llvm: Fix instruction encoding for r600 family GPUs
Tom Stellard
2012-09-24
1
-13
/
+0
*
radeon/llvm: Fix some coding style issues
Tom Stellard
2012-08-23
1
-9
/
+11
*
radeon/llvm: Use the MCCodeEmitter for R600
Tom Stellard
2012-08-23
1
-2
/
+0
*
radeon/llvm: Remove the last uses of MachineOperand flags
Tom Stellard
2012-08-23
1
-0
/
+6
*
radeon/llvm: Add flag operand to some instructions
Tom Stellard
2012-08-23
1
-0
/
+6
*
radeon/llvm: Encapsulate setting of MachineOperand flags
Tom Stellard
2012-08-23
1
-0
/
+3
*
radeon/llvm: Add callbacks needed by if-cvt
Vincent Lejeune
2012-08-15
1
-0
/
+37
*
radeon/llvm: Lower branch/branch_cond into predicated jump
Vincent Lejeune
2012-08-15
1
-0
/
+9
*
radeon/llvm: Support for predicate bit
Vincent Lejeune
2012-08-15
1
-0
/
+3
*
radeon/llvm: Cleanup AMDGPUUtil.cpp
Apostolos Bartziokas
2012-08-15
1
-0
/
+5
*
radeon/llvm: Merge AMDILInstrInfo.cpp into AMDGPUInstrInfo.cpp
Tom Stellard
2012-07-30
1
-1
/
+1
*
radeon/llvm: Use the VLIW Scheduler for R600->NI
Tom Stellard
2012-06-21
1
-0
/
+5
*
radeon/llvm: Fix MULLO* instructions on Cayman
Tom Stellard
2012-06-06
1
-1
/
+6
*
radeon/llvm: Remove obselete hooks for the ConvertToISA pass
Tom Stellard
2012-06-06
1
-4
/
+0
*
radeon/llvm: Add isMov() to AMDILInstrInfo
Tom Stellard
2012-06-06
1
-0
/
+1
*
radeon/llvm: Eliminate CFGStructurizer dependency on AMDIL instructions
Tom Stellard
2012-06-01
1
-1
/
+5
*
radeon/llvm: Lower UDIV using the Selection DAG
Tom Stellard
2012-05-24
1
-3
/
+0
*
radeon/llvm: Remove auto-generated AMDIL->ISA conversion code
Tom Stellard
2012-05-24
1
-7
/
+0
*
radeon/llvm: Add some comments
Tom Stellard
2012-05-10
1
-2
/
+2
*
radeon/llvm: add support for AHSR/LSHR/LSHL instructions
Vadim Girlin
2012-05-08
1
-0
/
+1
*
radeonsi: initial WIP SI code
Tom Stellard
2012-04-13
1
-0
/
+74