summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/r600/r600_asm.c
Commit message (Expand)AuthorAgeFilesLines
* r600g: Implement sm5 UBO/sampler indexingGlenn Kennard2014-10-281-8/+50
* Eliminate several cases of multiplication in arguments to callocCarl Worth2014-09-031-1/+1
* r600g: switch SNORM conversion to DX and GLES behaviorMarek Olšák2014-07-281-1/+0
* r600g: HW bug workaround for TGSI_OPCODE_BREAKCChristoph Bumiller2014-06-021-0/+1
* r600g: Use util_cpu_to_le32() instead of bswap32() on big-endian systemsTom Stellard2014-02-241-1/+1
* r600g: add support for geom shaders to r600/r700 chipsets (v2)Dave Airlie2014-02-051-1/+1
* r600g: initial support for geometry shaders on evergreen (v2)Vadim Girlin2014-02-051-1/+1
* r600g/bc: add support for indexed memory writes.Dave Airlie2014-02-051-2/+7
* r600g: move barrier and end_of_program bits from output to cf struct (v2)Vadim Girlin2014-02-051-11/+13
* r600g: Removed unnecessary positivity check for unsigned int variable.Siavash Eliasi2014-01-311-1/+1
* r600g: Add support for PIPE_FORMAT_R11G11B10_FLOAT vertex elementsFredrik Höglund2013-11-071-0/+6
* r600g: move the low-level buffer functions for multiple rings to drivers/radeonMarek Olšák2013-09-291-1/+1
* r600g: move some debug options to drivers/radeonMarek Olšák2013-09-291-3/+3
* r600g: move streamout state to drivers/radeonMarek Olšák2013-08-311-4/+4
* r600g: enable SB backend by defaultVadim Girlin2013-08-301-1/+2
* gallium: replace bswap_32 calls with util_bswap32Jonathan Gray2013-06-171-2/+2
* r600g: cleanup MSAA texture support checkingMarek Olšák2013-05-151-3/+3
* r600g: use old shader disassembler by defaultVadim Girlin2013-05-031-6/+7
* r600g: plug in optimizing backendVadim Girlin2013-04-301-0/+11
* r600g: fix valgrind warning on CaymanMarek Olšák2013-04-101-1/+1
* r600g/llvm: Add support for native isa for pre EGVincent Lejeune2013-04-081-1/+5
* r600g/llvm: Do not override llvm provided stack_sizeVincent Lejeune2013-04-031-1/+2
* r600g: don't reserve more stack space than required v5Vadim Girlin2013-04-021-4/+39
* r600g/llvm: Add support for cf_alu native encodeVincent Lejeune2013-04-011-1/+1
* r600g: dump vertex elements state along with the fetch shaderMarek Olšák2013-03-111-0/+8
* r600g: remove bytecode dumpingMarek Olšák2013-03-111-239/+0
* r600g: use a single env var R600_DEBUG, disable bytecode dumpingMarek Olšák2013-03-111-10/+1
* r600g: Check comp_mask before merging export instructionsVincent Lejeune2013-03-031-0/+1
* r600g: fix check_and_set_bank_swizzle for caymanVadim Girlin2013-03-031-7/+3
* r600g: implement shader disassembler v3Vadim Girlin2013-02-011-2/+434
* r600g: use tables with ISA info v3Vadim Girlin2013-02-011-913/+173
* r600g: Add ar_chan member to struct r600_bytecodeTom Stellard2013-01-281-0/+2
* r600g: More robust checks for MOVA_INT instructionsTom Stellard2013-01-281-8/+35
* r600g: add multi ring support with dma as first second ring v4Jerome Glisse2013-01-281-2/+1
* r600g/llvm: tgsi to llvm emits stream output intrinsics.Vincent Lejeune2013-01-181-0/+2
* r600g: texture buffer object + glsl 1.40 enable support (v2)Dave Airlie2013-01-111-1/+1
* r600g: Fix memory leak in r600_bytecode_add_vtx.Vinson Lee2013-01-091-0/+1
* radeon/winsys: move radeon family/class identification to winsysJerome Glisse2013-01-071-2/+3
* r600g: suballocate memory for fetch shaders from a large bufferMarek Olšák2012-12-121-12/+14
* r600g: fix pre eg export with llvmVincent Lejeune2012-11-081-1/+1
* r600g: make tgsi-to-llvm generates store.pixel* intrinsic for fsVincent Lejeune2012-11-021-0/+17
* r600g: implement texturing with 8x MSAA compressed surfaces for EvergreenMarek Olšák2012-10-291-2/+8
* r600g: force bank_swizzle if already setVincent Lejeune2012-10-241-0/+2
* r600g: move shader structures into r600_shader.hMarek Olšák2012-10-121-0/+1
* r600g: atomize fetch shaderMarek Olšák2012-10-101-32/+31
* r600g: fix instance divisor on CaymanMarek Olšák2012-09-271-19/+35
* r600g: Use LOOP_START_DX10 for loopsTom Stellard2012-09-191-1/+7
* radeon/llvm: Emit ISA for ALU instructions in the R600 code emitterMichal Sciubidlo2012-09-191-0/+43
* r600g: fix relative addressing on RS780 and RS880Marek Olšák2012-08-281-7/+6
* r600g: Fix instruction group merge when there are predicated insts.Vincent Lejeune2012-08-151-0/+18
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 13:03:30 +0000