aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/nouveau
Commit message (Expand)AuthorAgeFilesLines
* meson: Add build option for toolsScott D Phillips2018-02-081-1/+2
* gallium: introduce PIPE_CAP_FENCE_SIGNAL v2Andres Rodriguez2018-01-303-0/+3
* autotools: include meson build files in tarballDylan Baker2018-01-191-1/+1
* gallium: remove PIPE_CAP_USER_CONSTANT_BUFFERSMarek Olšák2018-01-173-3/+0
* gallium: remove PIPE_CAP_TEXTURE_SHADOW_MAPMarek Olšák2018-01-173-3/+0
* gallium: remove PIPE_CAP_TWO_SIDED_STENCILMarek Olšák2018-01-173-3/+0
* meson: move libsensors dependency to libgalliumDylan Baker2018-01-111-1/+1
* nvc0: enable bindless on keplerIlia Mirkin2018-01-071-3/+3
* nvc0: add bindless image support for keplerIlia Mirkin2018-01-0711-75/+272
* nvc0: add support for bindless textures on kepler+Ilia Mirkin2018-01-0710-5/+183
* nv50/ir: use the image info in the instruction rather than declIlia Mirkin2018-01-071-52/+24
* nvc0/ir: safen up lowering logic against overwriting reused valuesIlia Mirkin2018-01-071-2/+4
* nvc0: update tic in-place when buffer address changesIlia Mirkin2018-01-072-14/+21
* nvc0: ensure that pushbuf keeps ref to old text/tls bosIlia Mirkin2018-01-071-0/+13
* nv50/ir: Fix unused var warnings in release buildRhys Kidd2017-12-292-2/+4
* nvc0: Fix unused var warnings in release buildRhys Kidd2017-12-291-3/+4
* nv50: Fix unused var warning in release buildRhys Kidd2017-12-291-1/+2
* gm107/ir: use lane 0 for manual textureGrad handlingIlia Mirkin2017-12-221-21/+34
* nvc0/ir: change textureGrad to always use lane 0 as the tex originIlia Mirkin2017-12-191-14/+46
* gallium: plumb context priority through to driverRob Clark2017-12-193-0/+3
* meson: define driver dependenciesDylan Baker2017-12-041-0/+5
* nvc0/ir: Properly lower 64-bit shifts when the shift value is >32Pierre Moreau2017-12-041-1/+1
* meson: Add lmsensors supportDylan Baker2017-12-011-1/+1
* nouveau/compiler: Allow to omit line numbers when printing instructionsTobias Klausmann2017-11-265-4/+13
* nv50/ir: move LateAlgebraicOpt to the very endIlia Mirkin2017-11-261-1/+1
* nv50/ir: when merging immediates/consts, load directlyIlia Mirkin2017-11-261-1/+21
* nv50/ir: add optimization for modulo by a non-power-of-2 valueIlia Mirkin2017-11-261-0/+15
* nv50/ir: optimize signed integer modulo by pow-of-2Ilia Mirkin2017-11-252-10/+29
* meson: don't use build_by_default for specific gallium driversDylan Baker2017-11-131-1/+0
* gallium: add CAPs to support HW atomic counters. (v3)Dave Airlie2017-11-103-0/+6
* util: move os_time.[ch] to src/utilNicolai Hähnle2017-11-092-2/+2
* nv50: make blending work so that zero wins in a multiplicationIlia Mirkin2017-11-081-0/+5
* gallium: add PIPE_CAP_SIGNED_VERTEX_BUFFER_OFFSETMarek Olšák2017-11-063-0/+3
* nv50,nvc0: Display shared memory usage in pipe_debug_messagePierre Moreau2017-11-042-6/+8
* nv50,nvc0: Copy shared memory per block to the program info structure and backPierre Moreau2017-11-042-0/+4
* nv50/ir: Store shared memory per block in nv50_ir_prog_infoPierre Moreau2017-11-041-0/+1
* gallium: add cap for driver specified max combined shader resources.Dave Airlie2017-11-013-0/+3
* gallium: s/unsigned/enum pipe_prim_type/Brian Paul2017-10-271-1/+1
* meson: build nouveau (gallium) driverDylan Baker2017-10-161-0/+224
* nv50,nvc0: fix push hint logic in presence of a start offsetIlia Mirkin2017-10-112-7/+5
* gallium: Create a new PIPE_CAP_TILE_RASTER_ORDER for vc4.Eric Anholt2017-10-103-0/+3
* nv50/ir: fix 64-bit integer shiftsIlia Mirkin2017-10-091-1/+3
* gallium: add PIPE_CAP_TGSI_ANY_REG_AS_ADDRESSMarek Olšák2017-10-063-0/+3
* gallium: Remove util_format_s3tc_init()Matt Turner2017-10-021-2/+0
* gallium: add LDEXP TGSI instruction and corresponding capNicolai Hähnle2017-09-293-0/+4
* gallium: Add PIPE_SHADER_CAP_INT64_ATOMICSJan Vesely2017-09-213-0/+3
* gallium: Add PIPE_SHADER_CAP_FP16Jan Vesely2017-09-183-0/+4
* nvc0: fix compile errorBenedikt Schemmer2017-09-181-1/+1
* gallium: add PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVENicolai Hähnle2017-09-185-2/+15
* gallium: introduce PIPE_CAP_LOAD_CONSTBUFTimothy Arceri2017-09-153-0/+3